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ccmolete simulate d system-
2 . T * a t t -> e system be flexible in allowing
the orofsssor to o resent to the students a
completely clesianed architecture anc! instruc
tion set interpreter, just architecture
specifications and a instruction set, or any
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3. That one user interface to the executing
simulator P .?> + r o m a ci e a u g g a r that is powerful
enough to trace and affect execution out not
overwhelming in its command reaetoire.
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UNIX operating system is YACC
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Another goal of AMISS was to provide the
means w n o
-
e b y closicnsr
to xork in t?
could build
n ci a m with
a
the
microo r o gramma bl e simul a t o r . -Jhile YACC is
i x t r c m e 1 y <j s e f u 1 for wr i t i n g assemblers, it
r e g u 1 r ss some effort to 1 e a r n AMISS assist
t h e cl e signer j n writing a microassembler by
pro vid i n g an interface to a YACC based g
en-
aral r icroass-- m Pier. T h at int erface is named
MPL. If MPL is given an H D L orocram an d a
listin g of tn e state? e p t 5 of the m i c ro
1 a n g U a g e and t n e actions to b E taken when ths
s t a t e m e n t s are r e c o g n i zed, it produces a
micro? s s i? m b 1 a r jj a o s e o u t p u t can be used by
the ha r cl ^ a r e simulator.
Since AMISS is intended to be usee! as an
educational tool, microarchitectures
described in textbooks serve as test cases.
Tne remainder of this document contains
a detailed discussion of AMISS. C
u
a c t e r 2
cl e s c r i b a s the elements of the system and what
f u c t i o n eacr element performs. Chapter 3
contains a formal description of the syntax
of the r 0 L with examples of HDL s*atements.
Chaster 4 contains a formal description of
the syntax of ths YACC interface 'A & L and
examples cf V ? L statements. Chapter 5
presents two complete test cases derived from
a t s x t b o o k o x a m p 1 e and an example from the
literature. G n e of these uses a vertical
control word format C 7 3 and "he other a hor
izontal format C i j . Appendix 1 contains a
list of HDL and M P L reserved words. Apcenclix
2 contains the syntax descriotior based on
the Sackus-Naur corm ( i \ F ) . A o p e n ci i x 3 con
tains a com elate, steo oy step e x
~
n p 1 p of a
system signed a n cl ; l m u . u s l n . AMISS.
Tne system is based on one described oy T a n
-
nenbaum Zc'l* Appendix 4 contains a descrip
tion of the commands available in the
debugger interface. A p c e n cl i x 5 contains
suggestions for using tne various parts of
AMISS effectively. Apoendix 6 contains a
guide for running A ''IS 3. Appendix 7 contains
an ex o la ration of AMISS error reporting
statements.
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Gerppcl e! i a c r a m of
The ci e s i gr of AMI 5 G '--.lies h e a v i 1 y on the
U \ I X u t i 1 i t y P r o g r a m Y A C u C 1 -2 1 . YACC is a
o a r s a r g e n
.= r a tor that a o c e n t = a n L A L p ( 1)
g
r ~i r ? r and prod u c e s a c r o gn a r t h a t is c a o a
-
bis of reeogni sin g the coot ex t o f word? and
acting accord ing 1 y . AMIS
r
is cl s s i -i r e e! to
sccect
user input and to P rOdU0 5 from the
input on= e x e c u table o r o e, rs m that can
simu-
late ha. r d w a r e an cl a -1 cl anc t h e r that can
assem-
b Is mi c r c c o cl ; To ci o t hi a , AMISS builds
files con+ainino C language 0 r o g r a m s and c o m
-
c i i a s the p r oc r am s . All t he d r o c; rams that
make jo A v I S S a r e written i _, In this
chapter , t he




3 G P A M M I \ 5
section 5 will be c o r s i ci e r e cl 5 e p a r a t e 1 y . Tne
h a r e! w a - e s i m u lat or o r o cl u c ad by th o
i- A P 0 W A R =
section has or; tio r s avail a b le to it for
exe-
c u t i o n . One of these optionsis? debugging
cation. The final part 0 f thi s chapter
s c u s s e s the cieoueear.
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cl e b u g g e r
user
simulation
=igure 2.2. Hardware Section
diagram showing system files,
executable program* C v ) , and
user interfaces.
A key to the functioning of the Simula-
tor is the use of flow of control statements
with t h a AMISS keyword Su* CYCLE. The 0E3IS-
TER Tv A h S r & R S o r o g r a m must b r a a < uo a single
h a r e!war e cycle into one or more sub cycles. It
also must provide tne code to perform regis
ter transfers depending on tne value of the
fields of a control memory ju o r cl pointed to
by the value of a microprogram counter that
is cl e s i g n a t e d by the & M I S S keyword m P C . It
must as semole the register transfers that are
v a 1 i ci in a o articular sub cycle into a crouo
and ensure that they are executed only when
they a re supoosad to be. Tnis can be
accom-
p 1 1 s n e el by enclosing the register transfers
for on e s u ie> c y c 1 e inside an IE C SU3CYCLE E Q
x ) stat ement. Also, the REGISTER TRANSPE?S
program must provide for obtaining another
control word by c r a n g i n c the value of the
M?C. finally, if mora tnan one control word
format is used, f-e REGISTER TRANSFERS
sec-
t i o n m u st rs-f<sr to each format by the keyword
0DCCDE -i n d oroup the recister transfers under
a stat ement t h a t will allow them to occur
only if th? control word in
Question is of
the a o p crista form a t .
- 7 -
When RPUN is invoked with no ootions.
PUN fil-
1 t t ak 3 a the user har
D rod uc a a number of
t en t o f some of the se
Wnil >.~ others are cl eoe
ci esc r i P tion file. The
c all y com oiled us ing
i nto t n e executable ha
T hen t ney are pi ace
RRdi r . It is up to tn
R SUN h a s on= option -






iclent upon the hardware
:s files are automati
ons UNIX make fsciltiy
clware simulator, CPU.
I in a directory named
> user to remove them.
-h.
5RRUN -n file
toThis option is used if it is necessary <
resubmit a hardware cl e s c r i p t i o n t c R P U K that
varies from the last submitted hardware
description only in the register transfer
section ( i a . NST in the specifications sec
tion). Tne purpose of the -h ootion is to
save tn? time of doing a complete re compila
tion. Thus, i+ one anticipates using the -h
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S C 0 run
processor
the simulator, stop when
decodes a macro halt
mstructi:
halt :-> cl :
n ; r e p o r that orocessor
CPU - n hui the simulator, providing a
heading containing tne contents of each
control u, o r ci , and a count of the number
of control instructions executed, report
that processor halted;
"? C P U - r! enter a cl e b u g g i n a program that
P r o v i ci e s runs the CPU simulation accord
ing to commands issued o y the user at a
terminal.
MICROPRO G R A M M I N G SECTION
Figure 2 . 3 is
; r a m m i n g section.
diagram of the Micro oro-
MPLRUN* >j< LANGUAGE HARDWARE
1 I SPECS SPECS
mstrf ile | < MICR3ASM* > | < yICR0PP3SRA!
V V
c m e m c r y a s m 1 1 s t
-igure 2.3.
3"
i a g r a m of th:
microprogramming section.
Executable files t a r k e cl * .
K e f r r ing t 0
c
1 c u r e 2 . 3, MPLRUNi i a an execut-
able f ile . Cn a of the files from which
MPL0 J N is cl e r i v e :! IS a YACC b a a e d program
t h a t aHows MPLR U N t c accept t u o input files.
J n e of t no files is an H 0 L h a r cl w a re eiescrio-
tion file CHAR DWARE SPECS in Fi"ure 2.3).
Tne o t her i s a f ile containing a description
of th e crammar rule s and the a ctions to be
carrie d out when one o f the grammar rules is
ra cogni
tec1 CLAN G U A G t SPECS in Heurj 2.3).
MPLRJN uses the two input files t o produce a
number of sy st em f 1 1 e s . Ons of these files
9 -
is a YACC o a s e d asse m b 1 er that inoorpor a t ? s
the user 1 a n o u a ge specifications into a
gen-
era i i 2 r> Cl a <= s e m b 1 e r - c! h en this file is c o m
-
Pil e d w i t n the rest of the system files, a
micro assembler is produced (MICRCAS^ in
Fig-
U r e 2. *) The system files are placed in a
dir ectory name d M kP i r - It is up to tne user
to r e t o v a them The microassembler is able
to parse a microprogram If the microprogram
obe ys th a s y n t ax rules of the langug s as
specified io y the LANGUA 5: SPECS and tne the
r ul ss of f hs general i z e d assembler, t hree
fil es are o r o cl u c e d . T h e first is c memory a
til e con tsinino a si m u 1 a t e d control memory
tha t h r, 5 been a s s e m b 1 ed accordinc to tne
act ions s p ' c i f i eel in LANGIJA G E S E C S . The
sec one' is i n s t r f lis, a file that contain s a
form of tne micro progr am that can be use cl by
the cl e b u g ger portion of CPU for reoor ting
ins truc+i 015. Tne thi re file is of grea test
int er es t to +re u s s r - This is the file
asm list. 1 1 i s a micro assembler listing file
con tainin c the c o m o i 1 e d control memory jjor d
ass a m b 1 s cl for each instruction in the
mic r o p r o
--
ram along with the mnemonic form of
the m i c r o orogra m
If language specifications reside in a
file called LANGUAGE and HARDWARE is an *DL
hardware scecification, MPLRUN is executed
by '.
'M^LRUM LANGUAGE HARDWARE
M = LRUN assumes that tne or o gram HARDWARE is
syntactically correct Cie. has already been
accepted by RUN). If LANGUAGE is syntacti
cally correct, mplRUN will automatically
Dro
ol u c e an executable program c a 1 1 e cl M I C R D A S M
; h i c n + r><
"" i c r o a s s e m 13 1 e r . I-f LANGUAGE
contains a syntax error,
w P L R J N will rerort
the line number on which the error occurred
and the token whicn caused tne error. If
MCDC'E is a microorogram , it is assembled by:
JwiICRHASM MCDOc
If M C 3 0 E m e e t a the rules
of the micro-





As discussed in section .1 the
'. a, r c! w a r e




i o r :
. ? J may be invoked with a
s f p i i
This oo tion affords the abiltiy to exert con
trol over ? hardware simulation. The
deougc-r consists of a small command Ian a u age
whose statements are incut interactively from
a terminal.
T





t h a stanciooint of ^Brc\>"?.r9
simulation, state 1 is a non-executing state.
F r o " state one, x^y command that is oart of
the language may o s input. The user is
o r o m p t e
e1 from state one by:
E N T E R 1 :
signaling that t r = debugger 13 waiting for
user input. a command is snterecl followed by
a carriage return. I 4 the command is valid,
it is executed by too debugger and another
N T E 5 1 : pro.mot is issued. All commands of
the debugger are valid from state one.
s tats 2 is of the cl e 0 u g g e r e n t e r e d by
i s suin g tr e co mman el t r a t causes the hardware
s im u la tion to bAci n run. In sta to 2 , a
sub-
set 0 f the ?r t i r .? command langua 0 s is avail-
a b 1 ? . Too nar a w are Simula tion ii ill or oceed
Sl n d inform ation c on c e r ni n g tne sta te of the
; i m u 1 a tion will be ores s n t e el on t he terminal
s cr sen Th a n a tur e of t h is informa tion jj i 1 1
Cl e .0 end u :, 0 n the com ni a n cl t h at c a u s eel the s i m u
-
1ation to ini fiat e. At 0 0 i n t s i n state 2
L hat c 0 r r e 3 oond to the be q inning of orocessor
s U3CYCLES the user will D e promp ted by I
5 = N T E 3 2
here, the d bugger r squires that a
user com
mand .os input before the simulation can con
tinue. A*ter the n u m 0 e r of r: .? r el w a r e cycles
that have been scecified by the state 1 com
mand have been executed* the cl e b j c g e r returns
to state on?. -1 ? r e , the entirs orocess
starts over.
The manual for the debugger command lan
es u c e is in A 0 is a n d i x * .
i P T E R 3 : SYNTAX a = m D L
The user program t n a t is submitted to
* p U N 1 - written in a hardware description
language called * C L . R R j N translates the H 0 L
program into a number of C orograms that are
submitted to the r compiler to produce an
executable hcrciujsire simulator named CPU. The
syntax rules of a HDL procram are in Appendix
2. in this ch-nter, the rules will be con
sidered in detail.
An h a l orogram consists of begin tokens
followed by a hardware soecifi cation followed
b y end tokens.
pr. TJT list
Hist -: i ? E & I
c! e f i n e
_
C f u n c t
e'ftf ine_p?rts
d s f i n c-
_


















































g r a m m .ay be cl i v i d e cl i n t
FI CATIONS cart and t
art. In the rule "list
IONS part is m a
net, daf ine.tormatS) cl
ory, and define_imts.
F E R part is mad? . u
Since H 2 L is a subs
.he constructs t
part is identical to C,
s only upoercase letter
of tne syntax of
b s considered separate
0 t wo pa rts,
he RSGI STER





et of C, tne
he REG I STEP
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U N C T I C N S S = E C I r I C A T I 3 N S
The C
c
U N C T I 3 "J G specifications is
optional and any cf the four statements that
make it up are ootional. The statements that
are used must be listed in the order
MA<EFILES DEFINES INCLUDES VA'^S. Each of the
four s t a t e m t s n t s begin with
" < " followed by
one of tne keywords MAKEFILES DEFINES
INCLUDES and V A R S . Each statement is ter
minated by ">". No syntax checking is mads
after tap keyword
anc' before the final " > " .
The correct way to use each section is:
MAKEPILBj list any user files that are
to b ? included in the makefile that builds
the hardware simulator as
file.o f i 1 e . o ...
the complete list must fit on one line; these
files can contain valid C functions that may
be called from within the HDL o r o g r a m
'
to
reference any soar + names of the HDL program,
include the AMISS system file vardefmes.n as
# i n c 1 u ci e "vc<r defines. h"
DEFINES
is
list any user defined names
^define n a m e 1 n a m r- 2
3 cl e f i n s n a me 3 n a m e 4 ...
INCLUDES 1 i s t a n v file names to be
included in any files named in tne makefiles
section a
? i n c 1 u d a
i n c 1 u cl e
n y f i 1 e 1 . h
myfileZ.h
V A k S list any uss-r defined vari
ables according to tne rules for declarirg C
variables
The syntax rules of the do- f i ne_C f unc t s'-ction
are:
- 1




















v a r s defines makefiles
vars includes
v a r s includes makefiles
v si r s i h c 1 u cl .- s defines
vars includes c! ; f i n e s makefiles
includes ::=
ei s t i n e z
'
' -
makefiles : : =
< V A c> S anything >
< INCLUDES anything >
< .DEFINES anything >
< MAKEFILES anything >
"anything" is a lexical entity consistinc of
any ascii character
or series of characters





i n t tempi;




* i 1 e . h " >
< D E F I N E S
J- cl ? f i n ? alu 1 alup ort 1 >
< M A K E F I L c S
inout.o output. o
3.11 -CPMAT SPECIFICATIONS
In the format section, t h <?
*
o r m a t
clef ininitions ana listed. mDL keyword
FOR
MATS is followed b y one of
F 2 R ^ A T 1 ,
- 3 R M A T 2 ,
F 3 s '! A T 3 , or
= G R M A T A . E a c n is followed by
" :". Next, the i'iclto c- * each field in that
format is 1 i s t e ei ui i t h i r the tokens " < " and
"
> " folio w ,s el by
" = " followed by the name of
the T i
-
1 cl . Fielas a i + r i n si single format are
separateci oy
","





. The first field of each
format must be specified as having width 2
s.nd name OPC'DE- T - e syntax rules of the
format section are:
cl e f i n e
_
f o r m a t s : : = FORMATS
format_de scr::= formatnum
forma t_dsscr
: < NUM >
3 P C G D F , f o r m a t _ s o e c s ;
formatnum: : F 0 k ,J A t : 3RMAT2 | -GRMAT3 | FORMAT**
format_specs::= < N U m > = exor
I f o r m a t
_
s ,o e c s , < fi U '' > expr
An ex a ,n ale of a format specifications is:
5 FDR '*' ATS
F C R M A T 1 : < 2 > = OPCODE,
<4> = AC NT PL;
0 R M A t ; <2> = 3 PC ODE,
<8> = addpf;
Consult the reserved w o r ci list in Appendix 1
or section 3.21 tor words not to be used as
format field nam's.
3.13 PARTS SPEC 1=1 COIGNS
In this section all tne
element-
of the
microarchitecture are listed a * t e r a specifi
cation of the width of the parts. 3?rt; hav
ing the same w i cl t r nay be listed as a group
seoarateel by
"
,". 3 single group is ter
minated by a
" ; " . C n e of the parts listed
m u s t be named M C . The compiler e: o e s not
enforce this, but not doing so will result in
a warning. In the following syntax rules for
the o a r t s s o e c i f i c a t i o n , the r o n
- +
s r m i n a 1
"expr" is reduced in a sua sequent rule:
clef ine_parts ::= PaRTS parts_list w
7 oarts_li.st < NUH > = name_list :
na.me_list ::= expr
| name_list exor




<16> 1 , pc;
consult the re server! word list in Aopendix 1
or section 5..21 for
words not to be used as cart names.
"'.14 ME ' C R Y :CIFICAT10NS
In this action the two keywords MEM and C M. E M
are used to specify the nunber of words and
the width of memory and control memory.
In the syntax oeiow, N U p" is any decimal integer.
Eacn NUM is surrounded by
"<" ">". -or each of
'"I E M and C M E '* , the first number is the number
of xoros and the seconci is tne width. c it her
A cA or C M EM may o e listed first.
Tne syntax rules are!
cl a f i n i
mem s c e c s
> r y : : = ME'-'QRY t, em_specs
>NUM > < NUV
m e m n a m ? =
< N J M >
m e m n a m e
M U *
m e m n a m e ''1 E M
C M r M
An example memory specification is:
3 M E M 0 - Y
< 1 2 8X 1 6 > = C M r M ;
<10"4><1> = m E M ;
For AMISS to work prooeriy, the width of the
C M E ^ soecification must match the sum of the
fi-ild widths of the widest control format
listed in the format specification.
3.15 INITIALIZATIONS
In this section any part named in the cart
section may be initialized to a constant.
The const
an-"
is intarnreted as a h e x i decimal





INITIALIZATIONS i n i t
lis'




= id C NUrt 3 :
* 1 1st id = NUM ;
inti_list id = id L NUM J
h UN is a lexical entity t n a
+ is made uo of
nc-xi decimal digits 0 1 2 3 4 5 t 7 8 9
a b c d t> f .
A hexiclecimnl cons tan* may be written either
as a series of h e x i cl a c i ,n a 1 digits or
a Ox followed by a a series of hexi decimal
cl i g, i t r ,
Tr: G I S T E R TRANSFERS
T h :r.- body of the simulator is describe cl
in the REGISTER TRANSFERS section of an ri 3 L
program. The constructs of this section are
derived frora the C programming 1 annua a? con
structs that deal with arithmetic oDerations,
assignment, rnc! f 1 c _j of control. The reader
may wish to consult a reference describing
t h e C ,o r o g r a m m i r o 1 a n g u a o e for a cl cl i + i o n a 1
discussion of these constructs. C 1 2 1 C 1 3 J
j. 21 IDENTIFIERS
A n id entif i
"
r i s a lexical antity
com-
pose d of an upoerca se letter f o 1 1 o iu e cl by one
Or mo r e u poe re ass left e r s or ciigits.
Rese r v i? cl w o r ci s may r o t be r e o e f i n e cl and




val i ei i d a n t if its. The
foil owing list co n t s ins the rese rveel moras of
HCL. T n ? r e s ? r v a c! words of toe A I C R C P R 3 G R A *'<
-
M I H G section are ell so included. While these
a r a ac c eot a b 1 e i cl en t if i e r names in HDL , they
s n o u Id be a v o i ei eel be cause the y will not be
a c c ept - d a a i cl e n t if i er s in the
MICROPROGRAM-
M INS s ecti Oh .
-
1 7




h k 0 A K RETURN Q
NE ST Go
LT Lc




I G SELECT1 S E L E C T 2
SElECT3 SELECT4 DEFINE
CDNSTAN TS MICROENGINE FORMAT S
c 2 R M A T 1 r 3 R ** A T 2 =OKMAT3




TEST L S H I F T RSHI=T
INV BAND
?'
w R CO NT CONTF3RMAT
J . _. , ' E N T S
between the d e
are valid anywnare
after the Ei
strings r. 1 a c e clComments 3"; arbitray
miters / # and * / . Comments
within an HDL pro a ram
N 2 3). An example c o m m ? n t is:
f here is a : o m m s n t
3.2 3 ARIT.-^ETIC OPERATORS
Tne binary arithmetic operators
+ - # PlViNOGR
ccrrepond to tne mathematical operations of
a d el it ion, subtraction, multiplication, divi
sion, bitwise and, and bitwise or. The unary





; t a n cl s f o :
is the
SHIPTSIOrT, SL for SHIFTLFFT.
operator > > = , SL is << = . They
are a combination of b i n a r y o o e r a t o r s and
assignment statements.
For a x a m to 1 e , T
c M SR
1 shifts tne contents of
TEMP right 1 bit and
assigns tne value to variable T E
** ? . The
rules of precedence and associativity for the
arithmetic and the assignment operators a
-
e
found in section 3.24.
3.14 RELATIONAL OPERATORS
The- following t a b 1 o contains the opera
tors that ar-3 used to affect flow of control:
.r
language










eq u a 1 to
greater than or
LE < =























ANO a a NO










All tne- relational* equality and logical
operators other than unary
-
are binary.
They operate or expressions and
yield either
the value of 0 or 1 . Falsi is represented by
0 and true is represented by any nonzero
value .
3.25 MICRQENGINE SYNTAX
A register transfer description
begins with
the keyword MICROENSINE
followed by tne begin
token
"<" followed by a listing of the regis
ter transfers followed by the end toktn
"}"-
cl e f i n e
_
r t s : MICRO ENGINE i rts_list }
-11
Th? rts_list is composed of one or "ore of
statements. E a c n statement may be o r e c e el e d








1 a b * 1
label
The various forms of a sta tarnent (st.)
the core of a register transfer description
Explanations for the alternatives for
statement will be considered one at a time in
the remainder of this section. Ths syntax
rules for a statement ~rs:







c o m p o u n c
_
s t
I '- C expr
S W I T C H C
select (
) st else.st
expr ) < case_list>
selectlist ) ',







i statement may be composed of
A n expression may be empty.
; n expression may consist of
-
expr, or an expression fol
lowed by any arithmetic* relational, assign
ment, or eouslity ops rztor followed by an
expression.
&xpr
p r i -ii r r y
^x^r o i n o p e v o r
exor asigroo ex:
u n o p ex o
r
Some examples c<r si
0 E G 1 = 10
REG1 = *EG2
CM PL = - A BUZ
AC NT PL LE 10
S H I F T E R S R 1
primary .n
-
y b <s a r 1 0 , a N U M , ? oarenthsized
expression, =, :riiTiary followed by a left
oarenthesis followed by an expr followed by a
right carenthesis, or an excr followed by a
left bracket followed by an e * o r followed by
a right bracket.
m a r y a r -- :




primary L sxvr 1
primary ( ox^r )






The syntax r j 1 s for
asicnop -^r:
binoo, unop, and
bin op ::= -_ | GT j GE | LT ! LE |
Nc
| A\C | OR 1 E3R I
E I * I + I - I DIV |
SL | SR I 3AN0 I 20 R
unop :
= = NOT
a s s i g n o p : : = =
A c o n s t
_
e x io r is a number, either decimal or
n e x i d e c i m
-
1 .
An OS = Oxfff; ACNT?L = 10;
A compound statement is a series of state
ments surround a ci by braces. The main us? of
the compound statement is io group statements
into en executable unit. '* her ever it is syn
tactically correct to place a statement, it
is correct to place a compound statement.
- 21 -
The syntax rules for
eir@ :
compound statement
cciipoune_st ::= -C st_lis+ >
st_list : := it
I st sthst





CNTRL = 20 5
}
Grouping of statements is used to achieved
the desired flow of control in such con
structs as the 1^ STATEMENT.
The syntax rules for the IF STATEMENT
are:
if st Ir C oxpr ) s t else s t
ej.se_.5t :: =
I ELSE st
In a construction of the form
IF C expression )
s+atementl
next statement
If expression is nonzero (true), then state-
mentl is executued; otherwise stat ementl is
skipoed and control passes to the next state




IF < ACNTRL EQ 0)
A B U S = R 2 !
The if_else statement is of the form
IF C expression )
statementl
ELSE




If expression is nonzero tnen statementl is
executed and statement! is skiopeci; if
exor-ession is tore, tnen statementl is
skiopeci and statementZ is executed. In
either case, control nsxt o asses to next
s t ; t e m e n t . tn examcle of the i f
_
s 1 s c- con
strue*
is:
IF ( C EO 1 )
1=
C N ._> C ) MPC = 3DOPF5
ELSE
'
A C = MPC + 1 ;
An ELSE attaches to the nearest IF. There
fore in tne above example the ELSE is the
alternative to the "IF ( N EQ 0
)"
and not
the "Ir C C EG I)". If the examcl^ were
written:
IP C C SO 1 ) <
IF C N E . 0 ) MPC = A D 0 R F ;
}
ELS'-
MPC = MC + i;
tne ELSE would attach itself to the "IF CC EQ
1) " Tne S W I T C A st-t&ment is a mul+i-way
conditional st?*?nsnt generalizing the
if_else statement. The syntax rules for the
SWITCH statement are:
I SWTTC^ C expr ) { case list }
ca list : : = C* SE NUI 1X3! 5f'(
DEFAULT : i-xtr 5 ? E a K :
ca?e_list CASE NUM : exor BREAK;
case_list DEFAULT : =xor BREAK;
The integral excression following the SWITCH
is evaluated. Control then jumos to the
appropriate case label and the expression at
that label is executed. Tne DEFAULT c a
-
e m a y
3 9 included, o p. n & r a 1 1 y as the last case
listed. If it is included, and if no c+her
cases are appropriate, control will pass to
it example of a case statement is:
switch c acnt'L ) c
cas- o : apus = R o ; creak;
CASE 1 : mpUS = R 1 ; E R F A K ',
CASE 2 : A E U S = R I ', E R E A K ;
default: a B U S - A B u s ; & k E A K ;
}
The select statement provides a shortened
form for e; r i t i n c a switch statement. It is
not a o-irt of C, but is especially -uitecl to
w r i t i n n m i c r o p r o g r a m m a. b I e simulsitors. It is
rewritten oy R R U N into a siiitcn statement.
The syntax rji.3S fcr 3 = e 1 3 c t statement e>r e :
I select C select list ) ;





i cl 1 i s t : : =
primary
NUM





i m a r y
i d 1 i s t
in the rule i ci 1 i s t , NUN is
that C < NUM <= 25.
a constant such
N J M must match the
number of primaries listed in the r ul !
.dlist. In
th'
rule select ELECT1 and
SELECTS assist in uriting vertically encoded
simulators. SELECTS anc; SELECT4 assist in
writing horizontally encoded simulators. Tne




SELSCTU A6US, ACNT'L, I
RO, Rl, ?2, PC ) ;
Rewritten into:
SNITCH ( SCNT^L ) <
CS.SE 0 : RO = abus; e R ^ a k ;
CASE 1 : R 1 = A o u s ; -speak;
C A S
- 2 : R 2 - A b U S 5 ? R E A tf, ;
CASE 3 : PC = A 3 u s ; 3 R E A K. ;
>
SELECT2C ABUS, ACNTRL, *:
R 0 , R 1 , R 2 , PC) !
Rewritten into:
SWITCH C ACNTRL ) C
CASE 0: AQUS = -0
CASE 1 : A E C S = 1
CASE 1 : ABUS = R 2
CASE 3 A r U S = C
3 5 E A K ;
p. -? f A K ;
i R E A K 5
E R E A K ;
SELECT3 C ASUS, ACNTRL F :
R R 1 , R 2 , I P , PC, M 3 R ) :
Rewritten into:
SWITCH ( ACNTPL ) <
CASE 1 : A3 U S R c ; -peak;
case 2: a air, = n; break;
CASE 4 : ASUS = K 2 ; BREAK;
CAS^ E : A 3 o S = IR; Break;
CASE 16: 13US = =>C; BREAK;
CASE 32: A BUS = MSR; 3REAK;
SELECT* ( A3US, ACNTRL, 6:
RO, Rl, R2, IP, PC,
Rewritten into:
e p ) ;
SWITCH C ACNTRL ) {
CASE 1 : R 0 = A B u S ; 3 R ^ A K ;
CASE 2 : R 1 = A B U S J BREAK;
CASE 4 : R 2 = ASUS; BREAK;
CASE 3 : I R - A B U S ; S R 6 A K J
CASE 16: PC = A bus; speak;




A o T E T'^E SY\TaX C= MP;
t n i 3 c h a o t e - describes the syntax rules
cf to? microprogramming language i n a u + to toe
microassembler -> a n - r a t o r named A D L - It is
assumed t h ?. t an H 0 L h a rdmsro o r o g ram exists
that has been accepted by tne h a r cl tu a r e
sinu-
1 a t i o n generator R P U N and that MPL i s being
used t0 j. r i t e s microassembler for a micro-
language that is to be used in c o n j un ction
with tne simulator. It the language el escr ip-
tion is in file LINGUA -o E and the HDL h a r cl w si r e
cl e s c r i p t i o n is in file -f A R D
V,1
a P E , MPL t s e x e
-
c u t e cl by:
$ m p L L A M ; IJ u.Qz h ; o
One of t he c o m o o n s n t s o f M=>L i s a YACC




ing a us e r el e firition o f the syntax rules and
a s s o c i a t ed actions o f a m i c r o e r o g r a m m i n g
1 a n g u a g e M p L uses t h a t P r c g r a m a r cl a
hardwar e sne cification wr l ttan in -i 3 L and
prod uc es a in i c r o a s s e m b 1 er t n s, t is able to
pars a prog r a m m r i 1 1 e n in the
microorogram-
mine Ian p u a g e If the p r o g r 3 m is accepted,
MPL cr e a t e s three files n a m a cl c m e m o r y ,
a s m 1 ist , and instrfiie.
11 1 e ernemory
con-
tain s cl ? c i m a 1 integers trat rep res e n t a con-
trol ma m ory assembled ace o r cl i n g to the
actions carried out upon r eco gnition of
s t a t e m e n ts of the micro pro gr .a m m i n g 1 a n c u a g e .
File C m e
r-
o r y is intend 3d to p r o v i d e the
con-
trol m e ~i ory f lie t r
- t l s require d b y CPU, tne
hard w a r a sim u 1 a t o r c r o d u c e el b y R RUM.
=
i 1 e
asml ist is a listing file c o n t a i n i n g tne
c m s m o r y , a 1 i 3 1 i n
-
of tne u ser mi c noorogram,
a r ci "hi t a b 1 e contains rg t h ? a cl cl ress^s of
Iabe Is of t he microprogram F 1 1
c- instrfiie
i s a S y s tern f ile that c o n t a irs
a condensed
form of the ^icnoprogr a m t h
= t is u s e cl by the
cl s o u g g e r oart c
"f th? ha r d ~n a r e s i ,n u 1 a t cr .
An MPL p r o c r a m may be logically divided into
two s o c t i o n s * In f h ^ first section, the
grammar and actions that define the TEST por
tion of the microprogramming language are
described. In the second section, the gram
mar and actions that define
the REGISTER
T R A N S p E p statements of tne language sire
ct s s c r i b e cl .
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The syntax rules for an ^CL o r o r, r a m are:
program ::= list
list : : =
I list clefine_test -t
We will consider TEST and REGISTER mpj^jFER
sections s o o a r ? t e 1 y -
4.1 The TEST DZFIMTIQN
In the TEST section tne input to MPL
,n u s t define the rules and actions for the
T E T portion of th; microprogramming
language. The syntax rule for this section
is:
d e f i n s
_
t e s t : : = 0 c F I N E TEST < %'4 A M T E S T :
Tne reserved words DEFINE T E S T and the token
"{"
are followed by t h a definition. M p L does
no syntax checkinc of the T-ST specification
after the " ', I M M T 0 S T : " and until the final
%%. Anything is a c c e p t a io 1 e to MPL, however.
the TErT definition must be compatible with
the rules of writing a Y i C C oarser anc1 the
rules ot M ? l or the microassembler will not
work. Tnese rules er e :
1 . Any MPL keyword u s a d in the rules
that define tne TEST is a terminal token
in t n g grammar, i
-
. it is not reduced
f u r t n 9 r .
2 . Any cart named m the carts section
of the hardware description is a termi
nal token.
3. Any
use'- defined non-torminal must
begin with -n letter and may be followed
o y one or more letters
on digits.
u
. Any user defined non-terminal must
be completely reduced to terminal tokens
within the TciT definition.
5. A user defined non-terminal reduc
tion rule is written oy writing tne
non-terminal
nam* followed by a colon
: . If
*
n e r a are alternatives to
rsducine1 the rule, they are seoarated by
? "I". A reduction is terminated by a
semicolon ";".
6 . Tne non elor^i characters available
tor use as terminal tokens a r s. :
. : i c ) =
0 12 3 4 5 6 7 5 9
7. ~iny non-aipha character must be sur
rounded by a u o t a t i o n harks.
5 A reference to a label in a
microorogram is by the keyword
LA8-LC-
- E R A NO in a grammar rule.
9 . Actions associated with a rule are
placed after the r u i e within the markers
"{"
and ">".
13. A rofcrjnca to the address of a
lab si in the actions of a grammar rule
is by the k a y w o r cl A A A 0 0 R t S S .
11. The keyword OPCODE must be set
litnin the actions of a grammar rule.
The cl e s i c< n of MUTEST requires that a combi
nation o t the tokens ( ie. the MPL reserved
words and the architecture carts) and sin ale
c h a r a. c t e r s form grammar rule and that actions
b e associated with the n r a ,n m a r rules. If the
microassembler is to be used in conjunction
with 5 hardware simulator producer' by R 2 U N ,
tne actions must be ccroatible with the con
trol fields described in the soecifications
parts of the HDL program. The following are
examples cf TEST specifications:













j GOTO LAB ELOPER AND
{ 3PCC0E = o;
A00RFIELD = MMADDRESS;
>
one: I '< R E C- 1 S T E R E I E L 3 = 3 J >
I 0 { REGISTER FIELD = 1 ; >
I - C { R E G I S T E R F I E L 3 = 2 ! }
two: "1" "3" {BIT.NUMBER = 10;)
I "1" "1" <F.IT_NL'MeicR = 11J>
| " 1 > H511 {^IT ^LM2Pc = 15 ;>
}
A dissection c f example 1 jj i t h r e g a r o to to
the rules for ciefinining the TEST grammar may
be helpful.
Rule 1 . MPL keywords used in the gram
mar are terminals. T h ^ y ?."$'.
BIT 1OTO L^BELO-
P E R A N 0 .
= ?c-R u 1 e 2 . -arts named in the parts
tion of tn.? hard Jars cl c- s c r i o t i o n (assume
here t n a t the 3 parts IP, R 1 , and PC
were listed) are terminals. They ersi
IP,
Rule 3. User defined
non- terminal s are:
one, two.
Rule A . N o n
-




are completely r e
c-
j c 0 cl to terminals.
Rule a . Mote use of




to end a rule.
Rule 6 . N o n
-
a 1 o h a characters u s a ci are: C
, .) 0 1 S .
0 u 1 a 7 . Note quotation marks around
every non-aloha
c n a r a c
+
e r








i n 5 11 i c r c p r 0





the ac-ions that A 0 D
= F T E L D
i =
"
s =. t to MMADDRESS. In
- I'-i
Th- t x c r c s r o -) r a m , the
control field A COR FIELD
would be set to the
address of laoel <=ETCH.
Note that OPCODE is set
once for each complete
"eduction.
-
X A M P L E 2
DEFINE TEST {
%;
mmtest: if u GOTC LABELC'PER^ND { 0PCO3E = o:
ADDRESS = MMADDRESS? }
1 GOTO L A 6 E L 0 P - * A N 0 { OPCODE = 0 !
ADDRESS = M M A D 0 R f S S ; >
"ne REGISTER TRANSFERS
Ir the REGISTER TRA,MSCES oart of tne
language descriDtion specification to MPL*
all the valici statements of the language ane
explicitly described along with their associ
ated actions. Tne syntax rul5 that deter
mines whether an a 1 1 e t o t to define a state
ment of t n .? micro ir rog ramming language is a
valic definition is contained l n the M L














n u v semantics






















o r. a m s
















" ) " semantics
: n a r-> e





" ) " semantics
oname
II = II t >:I N V " C u d n a so " )
semantic s
iname
" = " INV " C " oname " )
"
on pname semantics
DEFINE SEMANTICS { const
SELECT C pname , pname , num :
to 1 1 s t )
rt
while rule rt is quit.? long, it is not com
plicated. It s i t p 3 y is a listing of a large
number of the possible register transfer and
function statements that may occur within the
constraints of the keywords of MPL and of the
user h G l hardware description (the oarts of
the ,o a r cl w a r e description b e c o m e keywords).
Tnus, +ne '-ule defines how tne hardware part
names and the MPL keywords may be a r r a n ~> e cl in
order to define tne microprogramming
language. In r t , pname refers to any parts
desired in the HDL hsrware description. The
n o n
-
1 a r m i r. a, 1 semantics (reduced later) refers
to actions t n a t er'? to be carried out when a




" = " pname semantics
A s tats m ant setting any part of the architec
ture to any ether part followed oy a specifi
cations of actions is accented, -or example,
j
IS, ii _.. ^i.p { cpcooe - n; >
31 -
would become cart of the microassembler and
would causa " IR = (,^ " to become p-rt of
the micro language. Nonterminal "op" is
reduced tc
cc ::= ^ | - | }>,o
In the second alternative o
of the form:
I CR | E'-R | S3ND | 3 OR
f rti statements
a. n cl
PC = PC + 1 { OPCODE = o; 1
ALU = A L U 1 AND L J 2 < 0 P C 0 C z = 3 ; >
w o _ 1 cl become o a r t of the language if
| oO "=" = C "+ "1" {OPCODE - o;>
j ALU " = ALU1 AND iLU2 {OPCCDE = 0!>
and
were part of the input tc MPL and PC ALU LU2
were listed as parts in h D L nerdMars descrio-
tion .
Certain MPL reserved wo "da are intended tc be
used in soecific u> si y s (although tney don't
hav? tc be). =? D is to be associated with a
memory read statement and wR with
*
irsmory
write. LSHIFT and RSHIFT are to be associ
ated with sniffing, INV with inverting, A N D
with boolean and. N o n - 1 e r i1 1 n a 1 num is
reduced by the rule!




NUM is a lexical entity that is any of 3 1 2
3 4 3 f 7 i 9 . N on-terminal semantics is
reduced oy the rules:
semantics ::=
I {OPCODE = num ; descr }
denser ::= id = nun
| id C num j
= nun;
| ci e s c
r d s s c r
In this case, id would refer to a control
field n a
~
e . The second to last alternative
in rule rt allows MPL to eccspt a statement
that is d a s i n n e n to provide a short cut w a y
of describing a number of rules and actions
to be added to the
microassembler of the form
"pname = oname { actions >
"
wh*re the
register transfers differ only in one of too
pnames anc: one cf t -> e actions. The syntax
rule for this statement is!
I I DEFINE SEMANTICS {
const SELECT
( o n a rr e , p n a m a , num : olist ) >
Non-terminals er^ reclucec to:
const ::= CONSTANTS : C^CQ^E = num ;
I CONSTANTS : OPCODE = num , clist J
clist ::= oname = num , clist
piist ::= oname
I olist , pname
Tne DEFINE SEMANTICS is oest oxplained by
example. Take the case of four parts
C tokens) named a 3 0 3 u S . It is desired to
add ': statements to the ir. i c r o p r o g r a m m i n a
language such t n a t the semantics associated
with each of the statements t u
"
t set the
OPCODE = 0, ENCODE = 1 and the field CONTROL
to D if BUS = o,, to 1 if BUS = 3, and to 2 if
BUS = C deo ending on the value of a field
called CONTROL. MPL would acceot the follow
ing:
0 E F I N 3 SEMAMICS {
CONSTANTS: OPCODE = 3, FNCO05 = It
SELECT C BUS, CONTROL, 3:
A, 2, C )
}
Three statements would then be a cl cl o d to to
t h n microassembler.
Tr.es.- would b e of the
f orm :
j BUS = A {OPCODE
= 0; ENCODE = l;
C 0 N T io G L = 0 i }
DUO = 01 {opcode
-
:;
: o n t r o l = i ; >
:03E = i;
3US = C CCPCDOE
- 0; ENCODE = 1!










i c r c 1 a n g u a g; e .
i ci is reduced by the rule!
id
ID is a lexical entity that matches any MPL
reserved word or microarchitecture part name.
Thi complete specification for the grammar of
MPL is in A o p * n cl i x 3 .
C-APTER ; : TcST CASES.
TEST CASE 1.
0
a r k a r presents a microprogramming <.s
imu-
lotion package that is u s * cl in teaching
com-
outer architecture at the University of
Cal-
gary CBO. The hypothetical orocessor is a 16
bit machine with ? horizontally encoded
con-
trol memory gn-i t % o control memory formats.
The GATE format controls 33 gates and the
reading and writing of main m.-mory- The TEST
format allows the testing of one bit oT any
of 3 re-gisters for a 1 or a 0. cigure 1 is a
diagram o* the processor and the control 'uorcl
formats.
In this simulation, the following
changes were si cl e to the control woro format:
1) the A^ISS field OPCODE takes the
glace of the oococii bit in both formats,
increasing the length of the control
word by 1 ;
2) an ALU function control field L U F
was added to
- 0 R. MA T 1 to control 4 func
tions, increasing tne length of tne con
trol word by Z I
The other oranges to the processor are:
1 ) the register called
" S " is called
"PS" in this simulation;
2) a single cycle is divided into
sub-
cycle s J
3 ) t a o status bits N 3 I T and 2 3 1 T are
added;
r 1 g u r e 1
tormat .
Processor ci i a g r a -i arc! : r. t r w o r :




39 38 37 36 35 34 33 32 31 30 29 28 27 2B 25 24 23 22 21 20
r ' I
i 18 17 16 15 14 13 12 11 10 9 8
I LL
7 6 5 i 2 1
'J
0
Each bit of a GATE instruction represents one of the control points (G. t> Fig.
A
'I'
bit allows data to move across a control point, a
'0'
bit doco not.
Bit 0 of each micro Instruct ion is th>. opcode a GATE instruction has
an opcode of 'l'r Bite 38 and 39 control reading and writing of main
memory, respect! vely.
1)




The TEST microinstruction allows any bit of certain rogisters to be tested.
In any named field above, only
one bit may be non-zero or nn error occurs.
'
The action of the TEST instruction is to examine the indicated test register,
to see if the specified bit (The TEST field above. 0-15) is equal to the
the value of the Object Bit field (1 or 0). If so. a branch is made to the
microinstruction specified by the Microcode Branch Address field. If not.
then the next instruction in the normal sequence is executed. Opcode for
the TEST instruction Is '0'.
Figure 2 The M i cr-o l ns t-r-uc t 1 on F or-mate
N o o t her cnang e- s
or its control
h a r c: oj a r 3 c! e s c r i o t :
a o r is:
lira :r ;, ci e- to + h s nr ocessor
f or ii c t. Tn? listing of ths







F 0 R M A T 1 :






















0 P C C D = ,
: A C N T - L ,
"-. C N T P L ,
PCI?,
p C a a p ,
i^MAS,






X F C 0 ,





C p E 5 2 ,
ALU-,
2 PARTS









c m p l 1 , c m p l 2 ,
a l u 1 a l u 2 , a l u ,
SHIFTER,
A -J !J S , S 3 U S C S-. U S ,

















n t = i ;








0 x f f f f ;
7 -
S MICRO EN GINS
IF (OPCODE : 2 0 ) [
Ip CSU2CYC.E eg i) <
Co-US = MSP;
~ELCCT3C ASUS,CNT5L,10:
X , S P , ? C , A , ,
2 BUS, C C N E , C v I nu S 2 N E , C 7. E P 0 , R S ) !
CM'Ll = A3USJ
SEL-CT3C a3US,BCMT^L,7:
P S , C 2 E R 0 , C M I N U S Z N E , C 2 r-. E , D ? U S , C , C ) 5
CMI-L2 = ?EUS;
IP (5CNA-: EQ 1) MAR
- or.
IF (PC1P S3 i) IR = pc;




M A P E 2 1 ) MAS
-
I g ;





C A S E 3
CASE ^
C A SE S




CASE 1 C :





C = 0 3 US
C = D5US
C = 3b US
D = D3US
0 = 2 BUS
C = D3US
CASE 11: 0 = 0 E U S
CASE 12: 0 = DEUS
C ^ i Ef 15: 0 = DEUS
CASE 14: j = DEUS




8 * E A K. ;
8 - DSUS5 ~?EAkr;
S * E a * :
A = CbUS? Brf:^;
5 = 0 E U S ; ^FiK ;
3 = DeUS; A - DEUS: BREAK;
E R E A K ;
A = 2 r? U S I E R E A K ;
fa = DEUS; P> P E A K ;
6 = DEUS? A = 0 3 U S ; E R E A < ;
C = 2 S U S ; BREAK?
: = o e u s ; a = d a u s ; s
- a k ;
c = o;us; ?. = oeus; erpak;
c = dbus;
a = osus; epeak;
IF CXCNTRL EQ i) X = CIS ;
Switch c c m p l ) c
case 0: d - e a k ;
CASE l: CNPL1 = -CNPL1J BPEi<;
CAS: C: CMPL2 = -CNPL2; 3REAK;
CASE 3: CMPL1 = -C'-iPLl;




( S U E C Y C L
C^'ul ;







4LU = ALUi; BREAK.;
ALU = ALUI + ALU2; +REAK5
ALU = ALUI A L U 2 J E R E A K ?
ALU = -ALUUE'EfiK;
IE ( ALU LT 0 ) NSIT
IF ( iLU FQ C ) NEIT
Ir C ALU ST o ) NEIT
SHIFTER = ALU;
l ; zsit o;
o; zeit = u
o; zsit = o;
SW1TCH ( SHIFTCNTU ) {
CASE l: SHIFTER SL 1 ! EREAK5
CASE 2 : SHIFTER S F 1 5 3 P E A K ;
DEFAULT: EREAK;
>
CSU3CYClE EQ 3) i
IE ( XFEED E 2 1) X = SHIFTER;
Is
C A F p E D E Q 1 ) A = S H I p T , P ;
IF C SP<=ECD EQ 1) SP = SHI=ThP;
IF ( PC'=EED cQ 1) PC = SHI=TEP{
IF ( OEUS^EEO E2 1) OSUS = SHICTER?
1) D = SHIrJEP;
>
IF
IF ( 2FEED i
* BR = C B U S ;
CiUliCYCLE tii O {
switch ( ^ ; {
case 1 : k b r = e m c m a p c ; break?
case z: m - m l m a r 1 - mlr; break?
default: break;





IF C OPCODE EQ 1 ) (
IF (
PNAMC EU 12 c: ) <
IF (SUBCYCLE r'Q 1) {
-
3; -





C SUE CYCLE EQ 4) {
1= Cut J EQ C) MC = ADDR=;
ELSE -C
IF (SUE CYCLE FQ 1) {
switch c p *< a.m-j <
CASE 1 : TEMP = A : S R E A f ;
2 : T E A P = 3 ; ? R E A K ;
- : temp = C ; ? 5 e A K ;
E : TEMc = 3 .; p. 3 f i k ;
CASE 15 : T E v -> = m P ; e ? E a K ;
CASE 32 : TE'-'P = XJB^EAK?
6 4 : TEMP = I R ; E - E A < ;












(SUa CYCLE Eiv 2 ) <
>
IF CSUBCYCLS E2 3 ) f
)
IF C3U3CYCL= E 2 4 ) <
TEN? = TE'1->
3ITNUM;
IF C((33J EQ 1) (TEN-' AT 0))
C P
((35 J _; 0) CTEM= 32 0)))
A PC = A D D P F ;
E L S E
N PC = M PC + .1 ;
Tni? s = c + ion cl ascribe -. tne implementa
tion of the AMISS ve-rsion of t n g micropro
gram m i n c language d ? s c r i o = d !3 y
D
? r lo r . t n 9
j. a n ci u ^ g -j r r 3 cl u p 1 i c =1 t c- d a < e c 1 1 y e x c 5 o t for
t h & f 0 1 1 0 u. i n g :
1 ) "he 1 9 s t -.t?tsm?nt syntax eu ?. s




E i T ( fv U '-1 3E', REGISTER) THEN G > L a 3 E L
'
E I T ( =? E "M S T S R , \ U M E E ^ ) sets la eel;
2) *5 t r t G ,7 S r t of >r " 1 R = P * ( - 1 ) "
jjas cnangsd to "R = R-1":
iiH.crcpreg'rn 0 3 o d = r ? t e- ~i-roin-
s t ructions if more than one "icrcin-





4) a r a t her than a is usd to
epsr?+= c r r t r 0 1 1 o n cl 3 t
INV ( R ; G E S T c 7 ) 1 " 3 t c- h d of C
"- '' ? L E M E N T
(REGISTER).
T n a following ii T n o cl 3
~
c
- i id t i 0 - of








mntest: I - EST " (
"
on e , g so
" ) "
CCPCEDE = i;
3 B j = 1 ;
A 3 2 P = = A M a D 0 R E S 3 ? }
G 0 T 2 L a B E L C D E P
C D P C C C E = 1 ;




E = 12 8 ;
3 I T M u = i ;
A 2 3 R = =
r-' v.






^ { p N A M E l ; >
1 w { R ^ A M E - :; >
I c { R N u A F = 4; >
1 2 { R N A A E 5; >
i A 3 R { PNAME 16; }
1 X / RK" 3 2 ; >
I I R c R N A b-i E 64;}
1 C 2 E - <J { J? N A " E 123;}
"0"
{ E IT NUN'1 = i; }
| ' 1
"
c S 1 T N U M = 2 ; }
1 i " < 3 IT NUM = 4; }
J 31 ~j II { 3ITNUM = z; }
j
n 4 ii { SITwUM = 16 ;}
|
" c 11




" { 3 IT NUM = E4?}
i
"7" { 3 IT NUM = 1 2 s ; }
i 1 1 ? 1 1 { 3 I T \ U M = 23E.;}




"0 It { 3 I T N !J A = 10 2 4?}
|
" 1 " "1 II i c I T N U A
~
2 Q 4 3 ; }
j
..! " ? II { 3 IT NUM = 4 093;}
j ~
II 3 II { 3 1 T N U ''1 = 319 2!}
1 IM II II i II { CITNUV = l i 3 R 4 ;
|







{. V p C 2 E :
r w = l ;
}
C2PCCDE :






IR = v,-; cr?CQ2~ = -"
}
'i 3 P I R = 1 ;
P C " - " I R
M A R = ' S D
(~3CCQE = _;
IR = i;
'i A R = " IR
(C PC EDS = 0;




PC " = " =C + M "1" id PC 30 E = o;
ACNTRL = 4;
3CNTRL = 3J
ALU- = 1 ;
P C = E c P = 1 ;
}
50 ll=ll c 3 II 4 II IM II rqnr-,-r _ ,., .
A C \. t g l = 2 ;
B C \< T R L = 3 ;
alu- = :;
SPFEEO = 1 ;
}







' = " INV "("A}" " + " MB?. (CPCOO?
ACNTRL - 3;
3CNTRL = 16 5





Mt.R = ' A "+" "1" (2PC3CE = 3:





A " = " M R R { h P C 3 3 E - 0 5
REGS1 = i;
}
A.BR ' = " A +" M3R i 0 PC 3 OE = 3?
A C N T R L = 3 J
ECNTRL = IE?
ALUF = I?
OR US-EEC = 1 ;
}
= 0;
?rksr pr.3S.jnt- -r ricroor o g r-m to
c-xo-
c u 1 5 a 3 t. ? 1 1 s t s c k o h i e r t 9 c! : n s X r u c t i o n ?et.
-or thi? 3 i ,n u 1 a t i o n , a -i _, L T instruction w ? s
added. T h a instructior, sot i - :
0 P C C j F I N S T * U C T I
-
N
0 0 0 j S h
instruction
tn9 iCii 1 3 Of th?
00 1 PPP xr-.i to? tn stac< v-r.lue into
tn? A regis tor
CIO HALT
13 0 0 C t h a t -
r 5 e u 1 1 on top
st; Vel'JC-S!
101 S U a t r a c t the second * r o r, the too
vai'j? from the top v a 1 u e j result on too
110 S T 0 r e thi ( n v-ius
in-
the
memory location given by the too
111 GET t h a contents of the- e d ci r e s 3
givor by the ten of t n = s t ? c < , result
O O 5 3 Oh Top.
T '~ e following is a ,t i c r o o r o g r a t- written in
the t i c - o o r o c r ? m rr i n g language e cl t p t a cl from
tne o n a described ,3 / P ? r k ? r . Aside from the
change in the syntax of tn? t i c r o p r o o r ? m m l o g
1 a n g u ; c a and the s o c t i o n for decoding the
HALT instruction* it is the same microprogram
presented i; y
p a r k e r .
start:
=
E T C " : wk = p c , r 3 ;
I a = * d p , p C = PC + l ;




3IT CR,14) C-3T3 MT = STJ
IF 3 IT (IS, 13) 3-CT3 "?;
MTEST: Ic 3IT(IR,13) GCTn r-TCn;
3 ETC halt;
P U 3 w : sp = s + l ;
MAR = SP, WR;
C- 2 T 3 = E T 3 H ;
pop: A R = S P , s ? = s =>
A = M 5 < ;
GCTC -ETC^J
lt'D;
A R 0 p s : I- B I T ( T -.. , 1 4 ) GOTO '* E '-i 3 P J
I r 3 I T ( I v , i 3 ) _ c T g c . ,.-. *
A u rj :
j f
V'AR = SP. 3 = SP - 1,
A = M 3 R ,
?
..3 = S P , eg;
KAR = SP, A 3 R = A + M 3 ? , w P :
3 DTD =E'CH;
SUE: ,3AR = SP, SP = S= - i, so;
a = M B R , A A R = S P , p 3 :
A = I r, V ( a ) + m 3 c? ;
MB 3 = 4 + 1, wr;
r^TSH;
memop: IF SIT (I R, 13)
cut-
gET?
S T G : M A
k'
= S P , S = S r - I , R 3 5
IR = M6P,'-'AR
.''A*= IP. , 'wr;
GOT 2 = S T 3 u 5
get: a t r = s p , r o ;
-





i .1 3 T D -> A *
halt:
- r, 'A <
GCT3 FfcTCH
S3T0 ;
PsrKsr presents t, program iiritten in the
st?CK ij a s e d instruction sat to be execut&cl by
the T.icroprogrji, Tn?
srogrj* is:
0 0 3 1 .-USh I
0 0 0 3 P U S 3 >
-'000 A33
00 07 PUSH 7
3 0 0 3 303
0 30 3 PUSH 5
? 0 0 0 5U3
0 C 0 3 P j 5 h 0
c 0 3 0 STQ
oooc 3 U S H i
-i 0 0 0 GET
0 030 3IIC j n
? 0 0 0 b c T
3 0 0 3 ADC
0 0 0 0 PUSH 0
c 0 0 3 STO
3 0 _ 0 PUSH 0
4003 HALT
ins A v 3 S 3 r a r cl i' h r e u s i r
interpreter
successfully
g r o m .
1 1 3 micro o r c g r e m





Lubeitir 3 : c o r e s ' n t c --




el e v ? 1 c o '. d st the
University of California, J ~ v i r -5 37 3. The
architecturo consist- of a n e m o r y unit, an
aritnin.. tic/locic u n t , a r h i * t unit, an
inrjut/outp jt interface, a s?t of 24 ,):t
registers, and a set ; f 12 si: - e e i : t e r s .
rigure 1 is a diagram of toe arcnitecture.
Figure 1 . & i , i r ;.;oe;( r .
7
-
The arcnitectu*"? is vertically' controlled
using a 34 bit control .ordi and tuo control
w o r ci f c r ti a t s : ? 3- A T E f o r .r, a t and a TEST for
mat. A v. I S 3 was used to write? a simulator for
this architecture exactly as described by 3ic
except for the f c 1 1 o uj i r.
-
'.
1 ) The AMISS 0 P C C 2 E field u> a s added to
each format .
2) A single ornc?*eor cycle was divided
into four sub cycles.
2 ) The input/output interface uj a s simu
lated o y calling two 3 func + icn? from
the h a r cl ui a r 3 description? inputC) and
outoutC). These 2 fjnctions exist in
tne files incut. c anci cutouts. c. Provi
sion for including these files is wade
by naming tnem in tne C FUNCTIONS section
of the rl 3 L .
4) An
intege-
variable named temp is
used.
The f o 1 1 o uj i n g is a hardware description of
t h e processor:
5 BEGIN
i CF UNCTIONS
t e >t. d J >
output. o input.c >
< VfiC 5 mt
<MAK FILES
3 FORMAT:





A o ^ 0 P ,
S <-> I T 0 P ,
.LIT,
<4> = I?j2,
< 4 > = INI,
<4> = dpci;
F 0 R M A T 2 <2>
= GPCCOE,
<12> = i D 2 R
=
,
< ? > - I ?
< 3 > = J
p 3 2 ;
a parts
<2h> = w. E R , IP, X
AUX, CZERO, C3NE,
CMINUSCNE,





<12> Cj P R , S T K , PC?
<8> mpc;
ii A E A <Z R Y
<12S><23> = C A E A ;
<1C24><24> = vi?/;
3) INITIALIZATIONS
CONE = 1 ;
CZE<3 = o :
C'^INUSGNE = Oxfffftf;
ST* = 511 ?
3 MICRGcNGlNc
{
IF ( -IPCwDE ED 0 ) i
Ic
C SU3CYCLE EC 1 ) <
SELECTK IM13US, INI, 13:
I313US, I 'i 1 a U S , IN1EU3,
b, I?, X , A U X , I f ,' 1 3 U S ,
IM1BUS, INlBJSt CPR, STK, 'C)l




5ELECT2( INZ3U3, IN2, 13:
CZ2 5G, C3NE, CMINUSONE,





( I N 2








E3 2 ) i
33 ITCH ( 3 PCI ) {
C4SE 3: ALU = ALUP0RT1 + SLUP0RT2? SPEAK?
CASE i: ALU = ALUPQRT1
- A_UP3RT3: . R E A < ?
CASE 2? ALU = ALUPQRT1 ALUFCRT2? BREAK?
CAS= 3? ALU = ALUP0ST1 ^ <1LJ?C?T2: 3REA<?
CASE 4: fill. - ALUP-CPTl ECR iLUPCRTZ? ER
}
ik ;
, H I F T = ALU?
IF ( s user CLE ) {.







IF C SU5CYCLE Ei 4 ) {
SWITCH ( CUT ) <
CASE 3: v A R = OUT 3US; 3 R E A < ?
CASE 4: IP
-
QUT3US5 3 R E A K ?
CASE 5 : X = 3 U T E J 3 5 3 R E i K ;
CASE a: AUX = OUTDUS; 3'EAK;
CiSc P-? uUTREG = OUTSUS;
3UTPUTO?
speak;
CiSE 9: A>-R = 3UT5U3? BREAKS
CASE 1 0 : CPR = 3 U T ; U S : 3 R E A K ;
C5SE 11: STK, = OUT3US; 3RZAK;
C^SE 12: PC = QUTBUSJ 3 p e a < ;
}
IF ( M E M 0 p E Q 1 ) PER = M E M l MARE?
IF ( A E M 0 P EQ 2)
w E M C N A R 0 = M 3 ? ?
u o r IRC
return;
IF ( OPCODE EQ 1 ) <
IF ( S U 3 C Y C L E 0 1 )
IF (SuBCYCLE E2 2)
t
Is (SUBCYCLE CQ 3)
*
IF (SU3CYCLE EC 4) <
SELECT 1CTEMP.I*-*'*
Oxl, 0x2, 0x4, C x S ,
0x10, 0*20, 0*40, 0*30,
0x100, 0x200, 0x40 0, 3x^0 0,
0x1000,0x3000,0x430 0 , 0 "3003,
3x10000,0x20000,0x40000,0x3033 0
0 x 10 3 0 0 0,0x200000,0x40030 0 ,0x300000);
Switch ( 3 ? c 2 ) (
CASE S : M P C ADDRF ? 6<?AK;
|.o c
T E m o _ M E R TEMP;
I c ( T 3 v P E 2 0 ) mpC = a 3 3 R c ;
ELSE
MPC = '.1 0 r + 1 :
v C IT ' 1/
l: *; c .w r\
CASE 7
TEMP = IR TE^p;
Ip ( TEMP EQ 0 ) m?C =
ELSE
,v p c = mpc + 1 ;
3 P E A K ?
1 E F U L T : B R z A * ?
ADDRF?
END
The I/O intr+ace is simulated oy the two
files, inout.c and o u t c u t . : :
ciie input. c :






* I*. PUT: n" )?
3 c n f ( " I x
"
, i n r e g ) ;
}
output. c!
= includr- " v a
r i a b 1 0 s . n "
o u t p j t ( ) <
printf ("***** 3UTdUT: lxn",eutre:);
A microoroaraTrr_ng
Figure 2 contains
m i ; r o o r o gj r ; n ,ti ! n
"
la
1 a -* g u a o e is
the instruction
n c u a c, e .
or'sented.
-et c f t n -:













ADD inl to in2, store result in out
Subtract inl from in2, store result in out
AND inl with in2, store result in out
OR inl with in2, store result in out
Excl. OR inl with in2, store result in out
Branch to location M
Branch to location M if bit i of MDR is zero
Branch to location M if bit i of IR is zero
Terminale execution
Hn ft I li
i g j
r e -,. 1 c u c t i o n t e t .
Thi= I a ^ g u a g o ,v a
-
t r a r a I a t e cl to stat o ^a-t




A 3 1 S S m i c r c o r o g r a m n i n c
1 a n cur"i generator N P L r'-suitii" in a Ian
h a v i n c exactly the sane capabilities hut
a h i * f & " a n t syntax.
T - e n e u. syntax is tounc' ir :ieur5 3:




" = " p."'-T2
" + " PART 3




" = " ART2 PARTS
j A R T i
" = " p c R T 2 2 P. p A P T 3
PARTI " =
" p A R T EC!' P A R T 3
GCTC LJ8EL3PEP
I - 8 I T







" I'p n u m
)'
G 3 T o L a f E L 0 ? F R
S3TC L-3pL~'P = R
The following is the i n o u t to
rates tne en i c r c a s s e n b 1 e r :




MMT6ST? I- BIT "(" on? ", tLuo ")" GOTQ LABEL0PcR



















= 1 ; }
n 2 " < x = 2; }





< I = 5 ?}
II ^ II I I = 60




-c I = 3 ; }
u ^ 11 ( I = 9;}
11 ^ 11 1
:"* ' { T = 10;}







11 1 2 ' i 2 = .12 ;>
11 1 11 1 j; ) ' {. I = 13 ?}
n ^ ji 141 { 1 = 14; }
11 1 11 1 5 1 { 1 = 15;}
11 -i n '6' ' < 1 = it.;}
11 1 (i i7. ' { 7 - 17;}
1 " IS' ' { 1 = 1 e ; >
11 1 11 1 g 1 ' {. i = r??>
II ~j 1! 0' < 1 = 20 ?>
II 7 II 1' ' { 1 = 21?}
II II l2l '
-c 1 = 22;}
11 2 11 131 { 1 = 23?>
%%
M3R Mh'R
"1" (OPCODE = 3
INI = 3;
I\2 = 2?
0 p 3 1 = 4 ;
VU3R ' = ^6R AND A U X
A 6 R " = " M p ? AUX
M3R = < MBR -hR AUX
;tk J J H_ II + II HI
(OPCnar-
= 0;
I Ml = 3 :






I.N 2 = 3?









(OPCODE = 0 ;
I m i - 1 1 :
I n 2 = l ;
c p c i = o ;
OUT = 11 ;
}
RD (OPCODE = 0?
w c A C P - 1 ?
}
w? (OPCGOE = o;
ME.MCP = 2;
}
LSHIrT (OPCODE - 0;
> h I
~
T j p = i ;
}
RSHIFT (OPCCn: = 0;
SHIFT OP = 2?
}
DEFINE SEMANTICS (
CONSTATS: OPCODE = 0, OUT = 3, OPCI = 0, IN2
ALUF = c ;
SEL-CT(MER,IN1,13:
CZE.'OjCCNE.CMINUjCNEi
A 3 R , I R , X ,
A U X , I N R E G , 0 U T P E 3 , A A P , 3 P R , S T < , C )
= 0
DEFINE SEMANTICS (
CONSTANTS: OPCODE = 0, OUT = 4, OPCI = 0, IN2
A L U P = 0 ;
S E L E C T ( I 3 , I '< 1,13:
CZERG,CGNE,CMINUS 3 h E ,
= 0,
i
D = F I M :
"BR, I P , X ,
AU*,I--.|PSG,.UTPEG,'.MP,3PP,ST<,PC)
SEMANTICS (
CONSTANTS: OPCODE = 0, CUT = 5, GPCl = n, IN2
aljf = o;
S E L E C T ( X , I >: 1 , 1 3 :
CZERO
,C3NS,CMIVJSOi\e,
"> E R , i R , X ,
a
3f
< , I N R 3 G , 0 0 T R E G , N A p , Q P P , 3 T K , p C )
FIr-;E SEMANTICS (
constants: OPCODE = 0, OUT = g, OPCI = 0, IN2
ALUF = 3;
S E L r C T ( A U X , I fg 1 , 1 3 :
C Z E .; 0 , C 3 N E , C M I N U S >D N E ,
"




D E r 1 N
'
SEMANTICS (
CONSTANTS: OPCODE = 3, OUT = p, OPCI = 0, IN2 = 0,
ALUF = o ;
S E L E C
'
( A a e , I \ i , l 3 :
C 2 E - 0 , C 0 f . E , C v. I N U S C \ r ,
M 5 3 , I R , X ,
A U X. , I N R E 3 , 0 U T R S G ,
v A P , 0 P R , S T '. , p C )
EFINE 3 E tf A f.. T I C 3 (
C 0 f* S T A N T : ? OPCODE - 0 , OUT = 10, "PCI = 0 , IN;
ALUC
= o;
S E L c C T (
"
P R , I N 1 , 1 3 :
= 0,
r;:;i. i N E , C * I N U S 0 \ ? ,
}
0 E P I ,\
M 3 p , I R , X ,
A U X , I N R E G , 0 UT P E G , M A 3 , 3 P R , S T f , P C )
SEMANTICS (
C 3 N S T A N
T
S : f P C 0 D E = 0 , OUT = ll, 0 C 1 = 3 , IN;
4 L U F = o ;
0,
E L E C T ( 3 T K , I N 1 , 1 3 :
C 3 E P 0 , C 0 * E , C w I M U S 2 N E ,




; E F I 3 E S E w A N T T C S (
CONSTANTS: "PC3DE = 3, OUT = 12, OPCI = 0, IN 2
ALUF = 0 5
., ELECT ( PCI N 1,13:
0,
A , I R , X ,
A U X , i M R
-
U , 0 U T P E G , M A P ,
i P ? , "? T < , 3C )
}
2 E F I 0 i semantics (
constants: opcc 0, GUT = 3, OPCI = 0, IN2 =
"L'JF = c;
S E L C t ( 0 L T R E 3 , 1 N i , 1 3 :
C Z E p 0 , C 2 N E , C M I N U S 3 N c ,
WtRtIR,X,
* U X , I N R E 3 , 0 U T P E 3 ,
m A ff , D ? R , S T K , P C )
>c ii^H m n
AUX " = ' AUX "-" AUX
; T K " - " ST 3, " - " " 1 "
N E R "=" s'' 3 R " + " " 1 "















3PR "+ X (OPCODE = 0?





(OPCODE = o ;
i m1=11;
i -.j 2 = ._ ;





IN 2 = 1?
CP31 = 3?
OUT = 3 ;
}
( 0 P 0 3 D E = 0 J
INI = 3:
3N2 = 3 5





M3R " = " "16 R " + " AUa (OPCODE = 0?
INI = 3:
IN. 2 = 6?
o pci = o;
OUT = 3?
>
ii _ ii ii
_
ii ( 3 P C 3 D 3 = 0 J
i mi = n ;
lAc - i ;
MAR =' STK
OUT = 9?
/ II = II ^
II
+
II 11 2 II
)( II II 111 II
}
(OPCODE = o :
I N i r; ;
7
.! '- = 1
*





I m 2 = i ;
0:=C1 = l;
CUT = 5?
3 1 c presets ^ Tier o program t 3 in
+
erjret a
s t a c k : -. a -> c! instructions set. f h 1 r, instruc
tion - e t i a i n rioure h .









00 LOAD M + 1
01 LDI c + 1
02 STORE M -1
03 BR M 0
04 BPL M 0
05 BMI M 0
06 BZE M 0
07 BRSUB M + 1
08 BXPL M 0
09 BXMI M 0
0A BXZE M 0
OB LDX M 0
OC LDXI c 0
OD INPUT M 0
OE OUTPUT M 0
Load stack from memory location M
Load stack with constant c
Store tos to memory location M
Branch to location M
Branch to M if tos is > or = zero
Branch to M if tos is < zero
Branch to M if tos is = zero
Branch to M and save return address on stack
Branch to M if X is > or = zero
Branch to M if X is < zero
Branch to M if X is = zero
Load X from memory location M
Load X with constant c
Input value from file DATA to location M
Output value from location M to file RES




















Add 2 top-most values of stack
Subtract tos from value next below tos
AND 2 top-most values of stack
OR 2 top-most values of stack
Excl. OR 2 top-most values of stack
0 Complement tos (one's complement)
0 Shift left tos by one
0 Shift right tos by one
+ 1 Transfer X to tos
- 1 Transfer tos to X
0 Increment X by one
0 Decrement X by one
- 1 Return from subroutine
- 1 Discard tos
0 Terminate execution
Figure 4 , 3 1 C
'
5 struct ion set.
n 8 * 1 c r o p r o c
-
a ir- that i n t e r a r e




int9rr.rt t h -
0 o n t i r u e a on
Microprogram d r ? a - n t ? cl by 3 i c t
insrjction a et in -igj^e 4.
'.he r e x t 0 a g a .
LN LOC OBJECT SOURCE-PROGRAM
1 ... INTERPRETER FOR THE STANDARD MICOS
2 00 0C0901 FETCH ADD PC,0,MAR;R
3 01 030400 ADD MDR.O.IR
4 02 0C1C00 ADD PC,1 ,PC
5 03 030A0O ADD MDR,0,OPR
6 04 166600 SUB AUX, AUX, AUX
7 05 71102B 8RIR 17, ONEOPR
8 06 710014 BRIR 16,12
9 07 70F009 BRIR 15,122
10 OB 5000D7 BR NEW3B
11 09 70EO0F 122 BRIR 14,1221
12 OA 70000D BRIR 13,12212
13 OB 70C0D5 BRIR 12.NEW36
14 OC 5000D6 BR NEW3 7
15 OD 70C0D3 12212 BRIR 12.NEW34
16 OE 5000D4 BR NEW35
17 OF 70D012 1221 BRIR 13,12211
18 10 70C0D1 BRIR 12.NEW32
19 11 5000D2 BR NEW33
20 12 70COCF 12211 BRIR 12,NEW30
21 13 500000 BR NEW31
22 14 70F020 12 BRIR 15,121
23 15 70E01B BRIR 14,1212
24 16 70D019 BRIR 13,12122
25 17 70C0C3 BRIR 12, HALT
26 18 5000CE BR NEW2F
27 19 70C0BD 12122 BRIR 12, RET
28 1A 5000C1 BR POP
29 1B 70001 E 1212 BRIR 13,12121
30 1C 7OC0B9 BRIR 12, INX
31 10 5000BB BR DEX
32 1E 70C0B1 12121 BRIR 12,TXS
33 IF 5000B5 BR TSX
34 20 70E026 121 BRIR 14,1211
35 21 700024 BRIR 13,12112
36 22 70C0AB BRIR 12, SHL
37 23 5000AE BR SHR
38 24 70C0A2 12112 BRIR 12, EOR
39 25 5000AB BR COMP
40 26 70D029 1211 BRIR 13,12111
41 27 70C096 BRIR 12,AND
42 28 50009C BR OR
43 29 70C08A 12111 BRIR 12,ADD
44 2A 500090 BR SUB
45 2B 71402D ONEOPR BRIR 20,INDIR




47 INDIR BRIR 21, IXDONE
48 2E 0A0901 ADD OPR , 0 , MAR ; R
49 2F 030A00 ADD MDR.O.OPR
SO 30 50002D BR INDIR
51 31 71003F IXDONE BRIR 16,11
52 32 70F034 BRIR 15,112
53 33 5000CD BR NEW18
54 34 70E03A 112 BRIR 14,1121
55 35 70D038 BRIR 13,11212
56 36 70COCB BRIR 12.NEW16
57 37 5000CC BR NEW17
58 38 70C0C9 11212 BRIR 12.NEW14
59 39 5000CA BR NEW15
60 3A 70D03D 1121 BRIR 13,11211
61 3B 70C0C7 BRIR 12.NEW12
62 3C 5000C8 BR NEW13
63 3D 70C0C7 11211 BRIR 12.NEVM2
64 3E 5000C6 BR NEW11
65 3F 70F04B 11 BRIR 15,111
66 40 70E046 BRIR 14,1112
67 41 70D044 BRIR 13,11122
6B 42 70C087 BRIR 12,OUTPUT
69 43 5000C4 BR NEWOF
70 44 70C082 11122 BRIR 12.LDXI
71 45 500084 BR INPUT
72 46 70D049 1112 BRIR 13,11121
73 47 70C07C BRIR 12,8XZE
74 48 50007F BR LDX
75 49 70C076 11121 BRIR 12.BXPL
76 4A 500079 BR BXMI
77 4B 70E051 111 BRIR 14,1111
78 4C 70D04F BRIR 13.11112
79 40 70C06A BRIR 12, BZE
80
4E- 500071 BR BRSUB
81 4F 70C064 11112 BRIR 12, BPL









85 53 500062 BR BR
86 54 70C056 11111 BRIR 12, LOAD
B7 55 50005A BR LDI
B8 56 0A0 901 LOAD ADD OPR,0,MAR;R
89 57 1 B1 BOO SUB STK.1 ,STK
90 58 0B0902 ADD STK,0,MAR;W
91 59 500000 BR FETCH
92 5A 0A0300 LDI ADD OPR.O ,MDR
93 5B 1B1B00 SUB STK.1 ,STK
94 5C 0BO9O2 ADD STK,0,MAR;W
95 5D 500000 BR FETCH
96 5E 0B0901 STORE ADD STK,0,MAR;R
97 5F 0A0902 ADD OPR,0,MAR;W
98 60 0B1BOO ADD STK , 1 , STK
99 61 500000 BR FETCH
100 62 OAOCOO BR ADD OPR.O ,PC
101 63 500000 BR FETCH
102 64 0BO901 BPL ADD STK,0 ,MAR;R
103 65 617062 BMDR 23, BR
104 66 500000 BR FETCH
105 67 0B0901 BMI ADD STK,0,MAR;R
106 6B 617000 BMDR 23, FETCH
107 69 500062 BR BR
108 6A 080901 BZE ADD STK,0,MAR;R
109 SB 61706D BMDR 23.GRZER0
110 6C 500000 BR FETCH
:. g j r e continued
111 60 432300 GRZERO EOR HDR.-1 ,MDR
''',' '
112 6E 031300 ADD MDR.1 ,MDR
113 6F 617062 BMDR 23, BR
175 AD 500000 BR FETCH
114 70 500000 BR FETCH
176 AE 0B0901 SHR ADD STK,0,MAR;R
115 71 OC0300 8RSUB ADD PC,0 ,MDR
177 AF 030322 ADO MDR,0,MDR;SHR;W
116 72 1B1BO0 SUB STK,1 ,STK
17S BO 500000 BR FETCH
117 73 0B0 902 ADD STK,0,MAR;W
179 B1 1 B1 900 TXS SUB STK,1 ,MAR
118 74 0AOCO0 ADD OPR.O.PC
180 B2 050302 AOD X,0,MDR;W
119 75 500000 BR FETCH
181 B3 1B1BO0 SUB STK.1 ,STK
120 76 050300 BXPL ADD X,0,MDR
23 ,BR
182 B4 500000 BR FETCH
121 77 617062 BMDR
1B3 B5 0B0 901 TSX ADD STK,0,MAR;R
122 78 500000 BR FETCH
1B4 B6 030500 ADO MDR,0,X
123 79 050300 BXMI AOD X.O.MDR
1B5 B7 0B1B00 ADD STK , 1 , STK
124 7A 617000 BMDR 23, FETCH
1B6 B8 500000 BR FETCH
125 7B 500062 BR BR
187 B9 051500 INX ADD X,1 ,X
126 7C 050300 BXZE ADD X,0,MDR
1BB BA 500000 BR FETCH
127 7D 617060 BMDR 23, GRZERO
189 BB 151500 DEX SUB X,1 ,X
128 7E 500000 BR FETCH
190 BC 500000 BR FETCH
129 7F OA0901 LDX ADD OPR,0,MAR;R
191 BD 0B0901 RET ADD STK,0,MAR;R
130 30 030500 ADD MDR,0,X 192
BE 0B1B00 ADO STK.1 ,STK
131 B1 500000 BR FETCH
133 cr 030C00 ADD MDR.O.PC
132 82 0A0500 LDX1 ADD OPR,0,X
194 CO 500000 BR FETCH
133 83 500000 BR FETCH 195
C1 0B1BO0 POP ADO STK.1 ,STK
134 84 070300 INPUT ADD IN,0,MOR
196 02 500000 BR FETCH
135 85 0AO9O2 ADD OPR,0,MAR;W
197 C3 BOOOOO HALT HALT
136 86 500000 BR FETCH
137 87 0A0901 OUTPUT ADD OPR,0,MAR;R
13B B8 030800 ADD MDR,0,OUT
139 89 50D000 BR FETCH
140 8A 0B0 901 ADD ADD STK,0,MAR;R
141 8B D30600 ADD MDR.O.AUX
142 8C 0B1BOO ADD STK,1 ,STK
143 BD OB0901 ADD STK,0,MAR;R
144 8E 036302 ADD MDR,AUX,MDR;W
145 BF 500000 BR FETCH
146 90 0B0901 SUB ADD STK,0,MAR;R
147 91 030600 AOD MDR.O.AUX
148 92 0B1 BOO ADD STK,1 ,STK
149 93 0BO901 AOD STK,0,MAR;R
150 94 136302 SUB MDR,AUX,MOR;W
151 95 500000 BR FETCH
152 96 OB0901 AND ADD STK,0,MAR;R
153 97 030600 ADD MDR.O.AUX
154 9B 0B1B00 ADD STK.1 ,STK
155 99 0B0901 ADD STK,0,MAR;R
15E 9A 236302 AND MOR,AUX,MDR;W
157 9B 500000 BR FETCH
158 9C 0B0901 OR ADD STK,0,MAR;R
159 9D 030600 ADD MDR.O.AUX
160 9E 0B1BO0 ADD STK.1 ,STK
161 9F 0B0901 AOD STK,0,MAR;R
162 AO 336302 OR MDR,AUX,MDR;W
163 A1 500000 BR FETCH
164 A2 0BO9O1 EOR ADD STK,0,MAR;R
165 A3 030600 ADD MDR.O.AUX
166 A4 0B1BOO ADD STK.1 ,STK
167 A5 0B0901 ADO STK,0,MAR;R
168 A6 436302 EOR MDR,AUX,M0R;W
169 A7 500000 BR FETCH
170 AB 0BO901 COMP ADD STK,D,MAR;R
171 A9 432302 EOR MDR,-1,MDR;W
172 AA 500000 BR FETCH
173 AB OB0901 SHL ADD STK,0,MAR;R
174 AC 030312 ADD MDR,0,MDR;SHL
Using tHe "PL <r i c r o a s a e r o i e r a .t i c r o p r o o r a, r
uj a 3 written t n a t ci u p 1 1 c a t a a tne micro ore cram
present? cl ie> y
a'kreorocr a ei .















map = pc, pd;
I? = *3f;
PC = cC + i;
0 P 3 = A c R ;




G 0 T 0 ?m E W 3






3 0 TO M3.W3
IF 3 I T C I P
GOTO ME ^ 3
12)
IF 3 IT CI R
0 0 TO NjEW 3
I-
OITCIR















IP 3 IT C 13
IF 3ITCI-
GOTO She-;
IP p I T C I P
GCTO CG.M>
IP 3 IT C IP
IP 3 I T C I R
GOTO OOP;
IP 3 I T C I P
G 3 T 0 SUB;
IF 3 I T C I k
2 ?R = 0 P R + x:




13) C-3TG 122 12:




13) G 2 T 3 I2311J






















IF BITCIP.,21) GOTO IXODNEJ
;1
-
MA* = 0 2 .< 3 ;
op? - vs .; 1
GOTO 3k;
I X D 0 M 3 : IF 3 I T ( I P , 16) GOTO ii :
I c 3 I T ( T R , 15) 2 0 T 0 12;
G 0 T 0 N E I'f 1 :
112: I.p 5ITCIP, 14) GOTO ii2i ;
IP =. I T C I P , 1") GOTO 11212;
IP ^.1T<I3, 12) G 0 T D K ~ w 1 s ;
GOTH NEW 17
11212: IF 3 IT (IP,
GOTO NOW IE
12) GOTO \' * l a ;
nil : Ic 5 IT (IP, 13) GOTO 11211;








^ 1 2 ;
11 : IP BITCI*, 15) GOTO 111 ?
IP
.-UTCIi-j 14) GOTO 1112;
IP 3 IT CI-":, 13) GOTO 11122;
IF
--
I T C I P 12) GOTO output;
G C T 0 A E W 0 ;
1




1112: I- 3ITCIR 13) G3TO 11121;
It 3ITCIR ,12) GOTO 3 X z s ;
GOTO LDX5
11121: IF 3 IT
CIS-
GOT 0 BXMI
.12) G 0 T 0 B x p l ;
111: IF 3ITCI* ,1*) GOTO nil ;
IF 3ITCIR ,13) GOTO 11112;
IP ^ITCIP ,12) GOTO z E :
G"TO BPSU "v
11112: IF SI TCI*
goto ^i;
,12) GOT 3 bpl;
llli: IF 8ITCIP ,13) G 0 T 0 i i i i i ;





,12) G 0 T 0 load;




MAR = ST* , W-:
GOTO
= E T 2 r ,
loi: M 3 R = 0 D R
STK = STK
- 1






J 1 t K C MAP
= STK






5 R A N C H : ?c
= cpp;
GOTO fetch;
3PL: 3 a R = s T < , k j ;
I - 3 I T ( M 3 * , 3 3 ) G 0 T :j 3
"
A N 0 H J
uGTO petch;
3 M I : MiR = S T <: , RO;
IF 3IT(M3R,23) GCT3 =ETCh;
j o t o branch;





3 R S U B :
bxpl:











M i. 3 ;nR _ j
.
M ~, ,g = Mfi + i ;
IP BIT(x:.p,.?3) 30T3 3PANC'^:
GCTO ==TC^;
MB"- = PC;
ST' = STK - i;
MAR = STK, ','r;
PC = 0 p R ;
GOTO pptsh;
M3- = x;
IF BITCV3R, 23) GOTO eRAVOH;
GOT:"
c3TCt;
f--, B R = X :
IF 3IT<M3R,33) GOTO
=
E T 0 -1 :
G C T h 3 R a ;.j C H I
M - - = x ;
IP BIT(MB-,23) GOTO Gffl.^RO;
G G T D -ETCH:
,V ;i
-'
= o & R , K o ;
X = A 3 r ;
3- 0 T 0 fetch;
x = o p p ;
goto petch:
M3 = I N P E G ;
''
A R = 0 PR, ur;
3 0 T 0 PETCH;
M i R = GPP, p. o ;
OUT? EG = ^5R;
GOTO PETCH;
MAR = STK, 5'D:
UX = M 3
?'
;
S T < = S T .< + i ;
MAR = STK, P 0 ;
M p R = M .3 R + a U X , W R ;
G 0 7 0 fetch;
M o o = STK, R D ;
AUX = M3R5
;t-< STK t i;
MAR = STK, *D:
M fj = m 3 R




M j r = STK, R o :
AUX = M
D > ;




MAP = ST.', ro;
M 3 R = MBR + j J X , * R ;
GOT 3 F E T C h J
OCR: ?* A R = STK, ro;
i'JX
= MR*;
STK = STK + i;
MAR = STK, VO:
MB* = vc,R ^R 4,jXi wR;
GOTO =etch;
exor: vtR - STK. SD.
4
L'
X = MS R I
STK = STK * l;
MiR = STK, RO:
'"'PR = 8 R Q k u U X , W R ;
GOT"
FETCH;
C C M P : MAR = STK, R 0 ;
A 3 R = M 3 * e
;n
R - 1 , t;
GOT" p E T C PI ;
SHL: A i R = S t r. ,
...
o ;
MBR = >.'3R, LSHIFT, WR:
GOTO FETCH;
SAr.: MAR = STK, *s;
mer = m-<, rshipt, wr;
goto cetch;
T X S : " A * = S T K - i ;
MBR = X , W R ;
STK = STK - 1 ;
GOTO fetch;
TSX: MAR = STK, 53;
X
-
m - R ;
STiK = STK + 1 ;
GCTO P i T C H ;
I k x : x = x + l ;
GOTO cET;;h;
D E x : x = x - i ;
GOTO p E T 0 H ;
k 3 T : MAR = STK, *o;
STK = S
T
K + 1 ;
pc - f.??;
GOTO fetch;




w E W 1 1 :
N W 1 2 :
N F2*l 1 2 :
n E rt l - :
N c W 1 5 :
NE*llo:
\! E X 1 7 :
h l u 1 8 :
M 3 w 0 F :
N 3 W 2 F :
GOTO ENr?
30T3 pno;
G C T 0 z a o ;
2CO E N D ;
goto cno:
goto r \ o ;
GOTO 3 a o ;
G 0 T 0 EM"5
G 0
T r 3 M o ;
GOTO F \j 0 ;
N 3 w 3 0 !
GOT"
3 E N 0
N E *' 5 1 GOTO 3 M n







.VJ 3 W 3 -, GOTO 3 \ 0
N E w 3 3 J GOTO END
N w 3 c. : GOTO E \ 3
-4 E W 3 7 . G 0 T 0 3ND
M W 3 3 . G 0 T ': 3 N C
= \D :
The co n t r o
of this t
1 a t o r t -i 5 u c c a s a f u 1 1 y
ten using the s t a c < b




,T .->rV r-eaulting f-0T g h -, incut
cnocrcgra-
Eas usact with tn3 simu-
s x a c u t 3 orogr^m? itrit-
; (- ci ... d a ? .3 ci instruction sat.
fmel? the
integer:
LN LOC OBJECT SOU RCE- PROGRAM
1 * PROGRAM TO FIND THE
2 000 oocoo4 LDXI 4
3 001 10D012 NEXTIN INPUT A,X
4 002 02B000 DEX
5 003 008001 BXPL NEXTIN
6 004 O0C0O4 LDXI 4
7 005 100012 LOAD A,X
8 006 002017 STORE MAX
9 007 02B000 NEXTNO DEX
10 008 00 9010 BXMI OUTPUT
11 009 000017 LOAD MAX
12 OOA 100012 LOAD A,X
13 00B 021000 SUB
14 ooc 004007 BPL NEXTNO
15 00D 100012 LOAD A,X
16 00E 002017 STORE MAX
17 OOF 003007 BR NEXTNO
18 010 00E017 OUTPUT OUTPUT MAX
19 Oil 02E000 HALT
20 012 000000 A BLOCK 5
21 017 000000 MAX BLOCK 1
MAXIMUM OF 5 INTEGERS
"PRESET X TO 5 HERAT.
**READ 5 NUMBERS
*INTO ARRAY A
"PRESET X TO 5 ITERAT.









*WITH CURR.EL. OF A






:igur? 3 . S a ,t o 1 e a s s .3 <v. 0 1 y 1 a n g u e g 9
program r u n by top 5 i t u 1 a t 0 r .
A P 3 A SIX 1 : RE S 5 R V E 0 ->3
Tha following 1 1 a t a contain th? reserved
tu o r cl s of H 0 L and MPL. It is s u c g ? a t a cl that
r e 3. a r v e cl
"''
? L w o r ci a not 03 r 9 ei ? f i n 0 ci in an H
3^ L
program and r?ssrvae! HDL u.'orci* oe
reda-
f i n 1? c! in ? n MPL ?
>-
o g r a t; .
. HDL RSSERV; wOKOS
These a, 0 r c! 5 should not he r 0 cl s f i n o cl in an H 0 L
program.
bEGIN ENu SERIALIZATIONS
MUM I p ELS^




UT L r -* iy J




ID s E L E i3 T 1 S E L r C T 2
SELECTS SEL3CT4 OEFINE
CONSTANTS M I C R 0 E N G I N E F 0 R fr A T S
F 0 R M A T 1 F 0 R M A T 2 FORMATS
MEM C M E M OFUNCTIONS
VARS incluoe: MAKEFILES
0 E P I ' <
"
S 0 P C 0 0 G 3 A N D 3 0 P
b. MPL PESERVED wOROS
The following list contain:
uj o r d s of MPL. T h a s s word:







T H E A
3 3 M A A T ;
L SHI FT
B A N 3





C C N T F 3 R M A T
3 A N 0










i n i t 5 h s f i n e r t a ?. 3 3
cl e f i n e
_
f o r m s t s : : = FORMATS * o r m a t
_
cl 9 s c r S
format_descr : : = fcrna + num : < NU'-l > = OPCODE , f ormat_soec s ;
I forTjt.deecr f or tnatnum : < NUM > = 0PC00E , f ormat.sp-a cs ;
f o r m a t n u n : : =
:
0 R f2A T 1 ;RMAT2 | =0RMAT3 | POR^ATA
format_spocs : : = < NL'M > = axpr
| f o r ^ a t _
-
o -= c a , < ?J U A > - ;<er
clef i n i t s : : =
init_list : : =
I v : I t : a L I 3 A T I :. N 3
init_list .3
iei = MUM 5
id C NUM J = num ;
ini*_list id = MUM ;
irit list id C NU'i 0 a u vi ;
cl e f i n =
_
m e m o r y
me m_ specs : J
=
MEMORY m o.r,_ specs 3
< N U M > < MUM >
= ei :; m n 3 n a ;
< A U > < N U
'" > = ri 3 m n a ti <? 5
memnam^I : =
cl e f i n e
_
















a f i 1 a s
in? s
i n o s r, a k
.- f i 1 e s
lucles
1 u el o s m a < a t i 1 a s
1 u cl a s cl 5 f I h 9 a
1 u cl e a
define-
ma k $ f i. 1 a a
s
r-






v ?r a i n c 1 u cl o s
vars includes nakafiies
v/ a r s inducts: chtines
vers includes cl <= f i n a z m a k e f i 1 a a




part s_ list: :=
I
name_list : : =
I
clefine_rts: : =
rt s_iist : : =
1 a b e I : : =
st:: =
I
< V A R S >
< INCLUDES >
< J - = I N c S >
< A A K E p I L E S >
PARTS o a r t -
_
1 i s t Z
< NUM > - nani?_list ;
p a r t a _ 1 i a t < -l U M > = n a m -. list :
expr
n a "i e
_
1 i a t , exp;
M I C R D E N G I \
'
s*
1 a b e t s t
r t a
_
1 i s t s t












C a x o r ) st a






T U R N :










i r i m a r y i cl 1 i
N u1 M : primrry
id list orimary
S













lvalue : : =
primary
exor binop exor
& x p r = expr
1 v a 1 u a = sxor
unop i xpr
lvalue
c o n s t
_
e x p r
C exor )
primary 0 expr 3
primary ( r. xpr )
id
const_expr













unop : : =




C M E M
0 P C 0 J i
SYNTAX of MPL.
p r o g r a m : : =
1 i s t : : =
list
list clefins_test
cl e f i n e
_
t e s t : : = DEFINE TEST {
}
rt: : = i pname " = oname semantics
I prams " = " pnjT3 on num semantics
I pnare " = " pname oe " - " num semantics
i pname " = " pnams op oname eeirantics
I RO so^antica
I A c semantics
I LSiIFT semantics
i RShlFT semantics






| on a -me " = " LSnl-T " C " on -mo op pnaTe
" ) "
a 3 m a n t i c s
j cname
" = " RS^IFT ( pname " )
"
S r- ,T a h t i c s
I o n a e





s o m anti c a
| pname
" = " A N 0 " C " oname
pname
" ) " samantics
i pname









" ) " semantics
| ona-5













ona m e GOTO rum semantic s
| I p p n a m o GOT 0 id
so- m antics
| GOTO nu^ semantics
| GOTO i ct samantics
|
3- PINE SEMANTICS t
const SELECT









R 0 semantic z
'/! ?. s r m a n t i c s
L S H I
= T samantics
R S H I
= T semantics
o n a t a
" L S ** I












I oname " = " -SAl-T " C " pname " )
"
s e m a
-
t i c s
I oname " = " RSHI-'T " C " pname oo pname
"
) " a on- antics














j pname " = ' INV " ( pname " > "
semantics
r t | ana m a " = " I m v " ( " p n a m e " ) "
oo gname semantics
I pname " = " on ami? semantics











I o n a m a r n a ,n e o c num semantics
I ana m <? " = oname ep oname semantics
I IF pname GOTO num s $ m a n t i c s
i I
~
on a. m s G 0 T w i e! semantics
I G 3 TO num semantics
! GOTO l ci semantics
I DEFINE SEMANTICS i
const SELECT
C o r a m c- , p n a t ? , num :
rl ist )
>










const : : = COr, STAMTS : CPCOOE - num ;
CONSTANTS : OPCODE = hum , clis+ i
clist: Gname = n u m
clist o n a m rum
plist : q n a m e








OR I FOR |
semantics
C 0 P w 3 0 3
"
n - m ; d e a c r }
cl e s c r : id
= num :






'- s c r id - num ;
cl^scn ic C num .'] num ;
- 71 -
CO~TFC~~AT = ru~ 
id: IO 
AP-1
ENOIX 3 X A M P L E PRO;
Tni? section contains an example
microarchitecture t h * t is specified and
designed u s i n -> AMISS.
SPEC if i oat: SAMPLE ARCHITECTURE
c
o r t h
-
c u r o o s a of example, we w i 1 1
design ai small processor with a minimum of
elements and a vertically -nceidec! control
word. Thi=. 3rocesscr mill be a smaller ver
sion o f the one described by T a r n a n b a u m C 6 J .
It it 1 1 1 be a 16 bit machine having E: regis
ters designated AC, PI, R2, PC, A^ASK, CONE,
IR, TIP. Eacn of thesa will be able to feed
two internal busses that we will call the
A 3 J S and the 5 3 U S . The two busses will * e e cl
two la teres the. t will capture tne c! 3 1 a from
the busses, the ALATCH and the cLATCn. We
will call the arithmetic unit the ALU and
assign two input ports to it, A L U P 0 R T \ and
ALU0-T2. While the ELATCH feeds ALUP0RT2
directly, tne ALATCH .ill f i
that we will call the AMUX.
m u 1 1 i o 1 s x o r
There wil : oe
two re cis tars that function in main t. e i* o r y
accesses, the
iv a R and tne M 3 R . The other
input to the A^UX will oe the M3R. The AMUX
will select whether the A L U s 0 R T 1 is fed from
the A 3 U 3 or from the A
-
R . We will allow tne
MAR to be f e ci directly 'ro" the- 3 B U 3 . In the
description, functions will 3microengire
assigned to the ALU. -or now, let us gust
assume that the 3 L u nas the ability to act on
its input and to derive an output. Let us
assign t".? ability to keen track of the
status of the result of an A L u function in
some status b i t a that j.. ? uj i 1 1 call K 3 I T ,
Z c I T , C 3 1 T and V 3 1 T . Aq will assign a
SHIFTER to c u - architecture t h a t is fed by
the the ALU. The SHIPTER will feed a C3US
union is connected to eacn of the original
registers. we will also allow the S h I F T E R to
feed the
M 6 ? . Finally, AMISS requires that
the dflsign?r explicitly name the microprogram
counter as part of his architecture and that
it be named MPC. So
our last oart is the
MPC.
The AMISS specification for the elements
of a
microarchitecture requires t h a t widths
ua assignee! to all elements.
s c e c i f y 3 registers
that
:or example, to
are 1: bits wide
7 j
n a m e c. A , 3 , C and 3 that are 3 P its wide named
X , Y , Z , the following would be r e g u i < a cl :
<1 = > = i, -., c;
<3> = /, Y, z;
Note carefully the- syntax of the parts
specification.
The A^iss specification for our ore ces
ser is:






<1> = N5IT, 2 BIT, COOT, VSITJ
IMPORTANT: *e could list as many
oarts as we want Cuo to 3 9) and name
them anythinc we cant 3UT one cf then
must b -. the A p r .
It will be helpful for later deouggino pur
poses to draw a P 1 a c :< box diagram containing
the a 1 j m. ? n t s of our processor. This diagram
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a L U P 0 R T i t l U













Slack diagram of e x a m o 1 3
orocessor. No parts for
control logic, ee. decoders,
are i n c 1 j d e cl . 7 h <-.
-
a re ware
o r o g r a m will P
? c o m = tne
control logic.










Now tnat we have described the oroces-
let us consider a format for the control
control the opening andry
that mil
in a of the gates in the processor. This
ires tnat we first determine how we wish
r e o i s t e r transfers to occur- while we do
have to write our hardware descriptor at
point, we must consider how we would
to control the data paths in our proces
s's will call the model upon which to
base our control word its format, and since
our processor is to be a vertically con
trolled one, wi will attempt tc define our
control word usina just one control word for
mat. This process involves dividing our for
mat into however many fields it takes to con
trol our register transfers. In the AMISS
system, this is clone by assigning n a m e <= and
wicitns to the fields. The A^ISS system
rsauires that the first field in any format
be named the OPCODE. Since all field names
must oe unique, the name OPCDOE cannot be
used a p a in within one format description.
Let us now consult th; diagram of our oroces-
s o r . C
= I C . 1.1) Note that we have s regis
ters, any o f which may feed either the A3US
or the 3 BUS. In that 3 bits can encode 8
different things, we will assign one field in
the control word to control the feeding of
the A3US and one field to the 3 3 US, each 3
bits wicie. Let us name the fields A C N T ? L and
BCNTRL. The next control point to consider
is the AMUX. Since the AMUX has 2 inputs, we
can control it using 1 bit. We will call
this field the AMUXCNTRL. Likewise, only 1
bit is required to control the feeding of the
MAR from the 3 6 U S , the MARCNTRL. Let us say
that cur ALU has tne ability to perform four
functions. (M? will define t * e m later.)
These can be encoded in 2 bits by a field
that we will call ALUF. uur rext control
point is the SHlPTER. We will allow 2 bit in
the control word to contol 4 possible shifter
functions and call the field SHCNTRL. Next
we will assign tnt ability to control the
feeding of the 8 registers of our processor
from the C3US to a 3 bit field called CCNT?L.
Also, we will inclucie an enable field that
will control wAet'rer the gates between the
0 B U S and the registers will be allowed to be
opened- This requires 1 bit and will be
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W e will need
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o tc a max-
s t assign the
e them with
ole, "< 5 > =
rated by
com-
r m a t
clescrio-
on. So our
- 0 R >J ATI: <3>
= OPOOOE,











< 1 > = M R C N T R L ,




Next we will assign o i m e r a i o n s to main
memory and control memory. <w e nave already
determined that our control memory i 5 to be
2 5 t> words lone and that each word needs 31
bits (the sum of the field widths). L-t us
say that our main memory is 1024 words along
ana 16 bits wide. Using the AMISS keywords
C A. 3 M end v S " the memory specification is:
< 2 S hX 3 1 > = C M E " ;
< 1 0 2 4X 1 c > - mom;
A * I S S initially sets ail el em e n t s of tne
mi croarchitecture to hold v.a lues 0 f 1 a r 0 . It
is .0 0 ssible tc initialize elements to wnat-
ever values w? wisn. This would b e d 0 s i r able
if tn, ere w ?r e elements tnat w ~ r e t 0 hold con
st a n t values for testing ouroo s e s or fer
in eremertinc. Sines the interfa ce to A "I SS
is in n e x i decimal notation, an y initial i
za-
ti on 3 must oe in hex. A hex con ant in C is
wr itt an Sxhhhh... , jjnere h is Ts hex ci i git.
-or example, to set part A to cle cimal 15 we
wc uld say
" A = Oxf;1'. If we h esd a r e g i a t e r
na m e cl
CvINUSONc
that was + 0 hoi d a -1, we
would set "CMIMUSOME -
Oxffff;"
, the 13 bit ,
2'
s c omplement hexi decimal neores e t a t i c n of
-1 w N 0 1 e tnat the hex ei i g i t f is 1 0 w e r
ca se . -ex numbers ar? input as
1
0 wsr c as e ,
w h ere as all other input to a A I SS except use
of th e C F U NOTIONS utility
mus+ b 9 u 0 .0 e r c a se .
In our n x a m c 1 ? , w <= will 3 0 e c i
*
y th at r e g i a t e r
CO NP i s 1 . Also, we will se t tne A MASK
re gis ten to fff. (
a1
e will c i s c u s s Why
later .) Tne AMISS apecifiation f or this i
=
















a b 1 e 3 . T h e reason
is often n e c e a 5 a
ster transfers (tin
r) to save the r
ement temporarily
e cl . We might n
i f i c o a r t to save
cl "cluttering up














































































simulator, it can make- it easier to use and
to debug. "or this o u r o o s = , we will include
two integer variables named temp and t => m o 2 .
These e.rB declared as C varibles with the
following syntax:
< VARS int temp , t a m p 2 ; >
Daclar i n g v a r i a b 1 e s is options 1. Note tha t
the A MISS g r a n T: a r els m e-nts
" < V A
f"
S " a n a "> ti
surround the C programming Ian guac? s u e c i f i
-
cation for d e c 1 a r i n o two int o o e r variab
le-
:
int temp, t e m o 2 9 ( A n o t h e r oo *ion her @
would be to cl e c I ?r 9 the nam e s of any o the
r*
files that w ? mien t uj i. 5 h to to incl u cl e in th 9
final s i ir. u 1 a t or . Suop o s e , f Or o x a m p 1 e , w e
w i a n e d to nave an input int e r f a c a to our
Simula tor- W e could write a f ile c a lie cl
input . c that cent aire d a C r cu tine tha L
o r o m d t e el for inpu
4-
W s w o u 1 d lis t tne nam 3
of toe file as a C o o j e c t f i 1 9, f i 1 e n a m e . o 9
in a s e c t i o n a f ter the VACS s e c t i o n as su ch:




In any MAKE PILES file, the first statement
must ,oe: .-include
"
var s_d ef ine s .
h" if any
reference to a partname is m a o = in tne file.






"US INPUT PEQUIRcO HER=:n);
scant ( , & r 0 ) :
partname specified in the part? sec+icn of
the HOL description is a valid C variable of
type integer and storage class extern. Thus
HrO"
in the printf statement above is the
part named RO in our architecture. )
Now we will put all the carts to
-ether
into a soecif ication that is
acceptable to




and that toe oarts of the
specification ne
listed in a specific
order- A formal
description of the syntax
acceptable to A'-USS
found in appendix 2. It should suffice13







i f i c a 1 1 o n tnat we ei e v e- 1 o p a d above t c sec
the carts fit together. A f?w ooints to
1. a specification starts off with a 33
3 E G I N ;
2. each section starts off with a 3
followed by a A w I S S k a y w o r cl , as in
" 0
FORMATS":
2 . tne way in which t n sections are
ordered is as require cl b y A M I S S , t n u s
the "> PARTS" section must immediately
foil en "i FORMATS" section?
4 . comments arc allowed only AFTER the
"32 3 E G I N " statement; the grammar for a
comment is that of t ;n e C programming
language: / A comment here -/ ',
5 . AMISS does not care about white
soace;
6. the specification is all UPPER CASE
except for sattin-i constants in hex in
the "3 INITIALIZATIONS" section, and
declarations occurring within the "2
CFUNCTIONS"
section.




/: this is the description of
a simple processor based
on one described by T a n n a n b a u m */
w CFUNCTIONS
< V A R S
this is an cotional section
int t a m p , t a m c 2 I >
/-', n^re is a format description * /
*/
FORMATS
p 0 R M A T 1 : <2>
= OPCODE,







< 1 > = WRIT 3 ,
<1> = PESO,
< 2 > = ALU-,





< 2 > = C 0 K 3 ;
3 PACTS
< 1 6 > = AC, R I , R2, PC, A >< A S K , COME, I R , TIP,
ALATCH.3LATC-,
ALU&OT1, ALUPCRT2, ALU, M3.R, MAR, AMUX,
SHIFTER, ABUS, 33US, CBUS;
<S> = MPC :
<i> = n<it,Z3IT,v8it,C3It;
S M E A ORY
< 3 3 6X 3 1 > = C M E M J
<1024><16> = MEM!
3 INITIALIZATIONS
CONE = 1 ;
2. THE REGISTER TRANSFERS
3 c far 'ii e Pave lai cl el own the or oundwork
for our s i m u lstor by cief ining its 0 arts and
its control meTory format. jur n ex t task is
to c! e s c r i b e t h e actions 0 f the h a r cl m a, r e .
Tnat is, we mu st de fine- in tn e form 0 f - p r o -
gram exactly what re g.is t r tr an sf er s will
OCCUr a n
c:
when they mil 1 0 c c u r wit h respect
to one a n o t h e^ . Thi s , of eours e, must be
done within th e lim itat ior 5 of th o control
word format that w e ha v a est a b 1 i s h ad Also,
it rr.u s t lo e don e jji t nin th <3 rules 0 f using
AMISS
=
or this "eason , it is he IP f u 1 r $re
to corsicler now the -ay i S3 sy stem in t e r f a c e s
with our h a r cl w are simux a t o r -













le clock cycle- is broken up
and tne orocessc







n t keyword in the AMISS
"'
r a m m
3. Tne first reason is that we
o break up the functioning cf our
into sub cycle s a n ci
h ings to occur during each o
Thus, cur hardware o r o g r a m


















IP ( CYCL: 1 ) i
e1 o s o m e t h i r
The second reason tnat tne use? of the keyword
SU3CYCLE is important is because the AMISS
system itself utilizes it in generating the
simulator anc1 tne program tnat orovicles tne
debugger user interface. So, at this point,
let us decide that our processor will be
based on a clock that is divided into 3 S U 3 -
CYCLES.
"
I 0 U '-< 3 2.1 contains the diagram of our
processor and a picture of our control word
format. Referring to Fl SURF 2.1, we will now
c o n s i cl 3 r how our processor will work.
,
CCNCI SHCNl NBkC | MS PC | AMUX | ALUF I REAO jWRITj 3NC | CONT | BCNT I ACNT | ADDS 1 OPC 0 |
+ + + + + + + + + + + + j |
2|2 |1 i 1 I 1| 211 | 1 111 3 | 3| 3 ! 8|2 |
F i g u r s 3.1a. 3 o n t r o 1






















































Fie u re 2.1b. The processor.
Let us
cl a t a
3 r e g i
la tche
the Ah



























H o t e









that d j r i n ;
allowed to
within tpp
the two 1 a t
he sluports
the word a 1
s upon the
o 1 word. T
g the fee ei i
n el & C N T R L .
at is, a b i
d onto the
101 , regist
3 U S . Thi;
a series of
the first 'U3CYCLE
pass from any of the
register file, be
c h e s , and sent to the
via tne 2 5 U S and
lowed. What actually
value of the fields
ne fields to consider
ng cf the busses er&
thus, if ACNTRL
con-
nary 010, register R2
ABUS. If SCNTRL
oon-
er CONE will be hated
conceding could loo
IF statements of the
IF- ( ACNTRL EQ C )
45US = AC;
IP ( ACNTRL 3 0 1 )
- 3 U S = Rl?
IP ( ACNTRL cQ 7 ) o
J s = t:
- S3
A second alternative would
AMISS switch statement:
to us a the
SWITCH ( ACNTRL) <
C -a S E 3 : A B J S = AC; break;
CASE 1 : ASUS = R x ; 3 R 3 is K ;
CASE 7: Ac ;.JS = II'. \ 3PEAKI
A third choice is to use tme AMISS SEL3CT1
statement:
ScLECTIC AoUS, ACNTRL, 3:
AC, Rl, R2, PC, AMASK, CONE, IR, TIP);
Actually, the SELECT statement is converted
to a switch statement by A'-'ISS. While the
reason for usine SELECTS might not be
apparent here, it probably would be if our
processor had many more elements or if it
were horizontally encoded. In these cases,
switch statements could be ouite long and
tedious to write. The- data on the busses is
next latch?.:! by the A L A T C H and 3 L A T C H . This
can be described simply by:
ALATCH = A8US;
B LATCH = 5 3 US?
Next, we will test the 1 bit MARCNTRL field
to determine if the MAR is to be fed from the
B3US. Also, we will test tne 1 bit AMIJXCNTRL
to determine if the cutout of the the AMUX
will be its M 3 R input cr its 2LATCH input:
IF ( A A R C AT R L 0 1 ) MAR = 3 3 U S I
IF ( AMUXCNTPL 30 1 ) AMUX = NBR} ELSE AMUX = ALATCH;




At this point, in the form of a pro-ram, all
tne register transfers that we had decided to
allow during the
first subcycl? nave been
tested for. Now we will
enclose- the program
segment within a final ana o ling statement
tha*
ensures that t n i s portion of our
hardware is executed only when it is suppose:!
to toe. As will use the keyword SU3CYCLE to
o o t n i s :
IF C SU3CYCLE Eg 1 ) {
SELECTK iBUS, ACNTPL, 3:
AC, R 1 ,
:,'
2 , PC, A M A S K , C0N3, I R , T I R
SELcCTIC SB US, 3CNTRL, ; :
AC, PI, R 2 , D C , A A A S < f CONE, I * , TIP ):
ALATCH = A3
-. L A T C m = ^ 3 u , ,
i ;
a o S ;
IP ( MARCNTRL ci 1 ) MAR = S3U3;
IF ( AMIJXCNTRL EQ 1) A^UX = M3R; ELSE AUX =
A L U p 3 R T 1 = M (j X J
A L U p 0 P T 2 = L A T 0 H ;
ALATCH?
/-,': end of subcyclel register transfers --/
Now we will consider tha activities of
the second subcycle. In SL 3 CYCLE Z we will:
allow the ALU to act on its inputs; set the
status bits MPIT, ZhIT, C3IT, and V3IT
according to tne result of the ALU, send the





i r s f we must assign func
tions to tne ALU. Since we have allowed 2
bits in t h 3 control field ALUF, us can define
*t functions. We will allow the ALU to add,
to
bi-
A M 0 , to send the A L U
p 0 ? T 1 through.
and to complement iLUPORTl. When the proces
sor e x e r t a an ALU function according t c the
control field ALU.p, tne element ALU will con
tain the result. Tne encoding: of the control








ALuPORTl A N 0 ALUP0RT2
A L u ? 0 R T 1
- A L U ? 0 P T 1
We will use a SWIT CM statement to describe
the ALU functions:










ALU^ORTl + ALUP0RT2J 3REAK;
ALuPOPTl A \
'
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t h i e r
317 VBIT = o; CBIT = o;
Next, j ? will set v a r i a o 1 s TEMP to ALU.
(NOTE: although we declared the
variable* in
the CcUNCTI0NS specifications in lower case
letters, wnsn we use them in the hardware
description we must convert them to
upoer-
cas e . )
TEMP = alu;
To test whether the status bits
should be
set, we will use
the C language ioitwise and
operator: . C w cculc hav? specified AND
instead of S, they er? the same.) To
test if
the N3IT is tc be set, we
will & the variable
T-MP with the hex
constant 0x3000. This will
mask -11 but the sign bit.
If t*e result is
not zero, then tn?
sign bit is set in the ALU
and
J'
will set tne N 3 1 T .
TEMP2 = TEMP & Cx?000;





the CBIT is to be
tne lower 16 bits
is net zero, then
e t , we will
the ALU. If
. carry must




T 3 A P 2 = TEN2 3 3 x f f f t 3 0 0 0 :
If C TEN =2 NE 0 ) C3IT = l;
T c test if the Z 3 1 T w e will mask w i
"
h 0 x f f f f .
T P '' 3 0 TE? 3 Oxfff-
IF ( T 3 M ? E Q 0 ) Z 2 I T = 1 ;
<A e can test the for tne V 3 3 T only by using
the values that usr* originally incut to the
4 L U . If tpey a era- of t:"e asm:- sign and the
ALU is of a different sign, t
"
e n overflow has
occurred. A e will use the 0 boolean and
operator , : . ( w $ cculc; have us*5 cl 3 A A D . )
1=
(U.LUP-3RT1 GT 0) 3 I (ALU-QPT2 GT 0))
IF ( NSIT NE 0 ) V'ETT = 1!
IF ((ii_UP3RTl LT 0) 23 (ALUP0?T3 LT 0))
I c ( lb IT \r 1 ) V 5 1 T = 1 I
There are certainly other ways to w r i t e the
coda to determine now t c set the status bits,
including adding more parts to the
-
a r d w a r e
rather than using temporary variables. Now
we will ie-5C the SHIFTER from the ALU and
allow the SHIFTER to a h i
*
t . This will and
SU3CYCLE 2.
ShIPTER = ALU;
SWITCH ( SHCNTRL ) <
CASS 1 : S H 1 F T z R S L 15 3 ? E ? K ;
uAss 2: s;hi=ter s? i; break;
D
r p A U L T ; E R
r- A K ;
>
N o t e that
aside for
D E p A U L T , r
word re
e q u i v a 1 e n t
(<<=).
shipts
n e used only
field S H C N
a c r e s e n t s no
n r e s a r t i n g
is >>=) , an
SHIFTER 3 R 1
one io i t to t n *
( SUSCYC
way to
direc+ ly crab t






ment and +ne -=ub cycle w
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SWITOH ( ALUF ) i
CASE 0 : ALU
CASE 1 : A L U
CASE 2: ALU
ALUP0RT1 + ALUC0RT2; 3?AK5
iL'JPORTl A NO ALUD~PT2; 3REJK.;




T E M P
C A S c 3 : ALU = -ALU; BREAK;
= 0; Z5IT = 0; V3IT =
= alu;
C3IT = 0;
TEMP 2 = TE'-'P Z. 0x300 0?
IF C TEMPO N E 0 ) N i I T = 1 ;
T t M P 2 = T 3 ^ P 3 0 x f f f f 0 0 0 0 ;
IF ( TEMPI ME 0 ) C 3 1 T =
"
1 ;
TEMPO = TEM p 3 Oxffff;
IP ( TOM^ E., 0) Z6IT = i;
IF ((ALUP0RT1 GT 0) A N 0 (ALU^T! OT 0))
1- ( N 3 1 T N E 0 ) V - I T = 1 ;
Im ((ALUP3RT1 LT 0) A\0 (ALUP0PT2 LT 0))
IF ( ZSIT NE 1 ) V 3 1 T r l ;
SHIFTcR = ALU;
SWITCH ( 3 HC NT RL ) <
C ; S E 1 : ShIFTEP SL 1 : BREAK;
C A S c 2 : S H I p m c p $R 1; break;
2 F A U L t ; break;
>
/* end s u b c y c 1 e 2 v /
During the third s u b c y c 1 a
the folic wing: sending the
S H I F T E p onto *he C3US5 feeding
registers in the register fil
according to the value of the
tne enable field SNC is set;
from the C>"US if the MBRCNTRL




gr a m counter
*
o
whether a condition encoded i r
is m e t .















































Tne first t n r e e of register t r a n a
*
? n s
shoo. nothing new ? x c s p t that w e u s a
S3L50T2. The S F L : C t 2 works like the SEL'rCTl
used previously except tnat tne carts listed
after the er i i > d from t h z tirs n a m a cl
- A'H -
element in the etateni-nt. Thus,
the S E L E 0 T 2 used below as:
SWITCH (CCNTRL) {
C A S E 0 : AC = C 3 U S ; 3 R E A K ;
C A s F l : 1 = C 3 u s ; ? R E A < ;
CASE 7: TIP = CBUS; 3REALI
Ou; CO I then will
CPUS = S-iIFTEP;
IP (3NC ?Q 1) {
S3LECT2C CEUS, CCNTRL, S:
AC, Rl, R2, PC, AM ASK, CONE, IR, TIP);
}
IF (M3RCMTRL Ew 1) MBR = CEUS;
The memory
tne A.a I S S
t r a a t e cl as
cimal rep
react -. n cl write statement must use
Keynorc1 ME"
and since memory is
an array of integers in
hexide-
+ 5a. t i o h , access it reauires
that a statement specify an array element.
1^ (READ) A B R = M E '* 0 '': A R 0 ;
IP ( A p I T
- ) M E M r m A R J = mer;
cinally, th e last thing t h s t must b e done in
a clescrioti on is t c set the IPC (mi cr opro gram
counter ) to its n s u. value. It is required
tha t the ke y w o r cl MPC o a used and that t
p ? MPC
be en a n g e d as the last thin
g- done in any
corn-
pie t e cycl e . T he reason for th is is that
A A I SS inter orets tne attempt to tes t a
con-
tro 1 worci field to a p p 1 y to the control word
poi hted to io y the currant v a lue
of the M P 0 .
If t h e
''
P C is changed prior to toe end of the
har cl w a r e cl e -criotion, and th en an a ttempt i s
mad e to t est a control f i e 1 d , t he cor r3Ct
wor ci will 1 lkely not be test e d . W a will set
the MPC according to tne two status
bits NSIT
and 3 3 I T . Our control field is CON 0 ,
and tha
fie Id c o n t a i n i n g the next a cl
d r e s s if CO N 0 is




iWItCH ( 0 0 i\ 0 ) {
r tc:




MPC = = : + i ; .K ;
IP ( N 3 T T 3 Q 1 ) A P C = A 3 D R P :
ELSE MPC = MPC + i; break;
1=
( ZSIT EQ 1) f^C = AOC-RFJ
else mpc = mpc + i ; break;
m3C = a o o < - ; freak;
>
Note here t^eit in CASE 1 and CASE 2 an alter
native to the IP has been provided by
" c L S E
MPC = MPS + 15". Failure to provide for this
is an easy t n i n
-
t c overlook and can be a
debugging nightmare. If this is not done, the
M p C w o r
'
t be changed and tne same control
memory word will be tested again in tne simu
lator.
rf
= n o n can e n c 1 o s o "^ V> e re
SUES YCLE 3 inside an IF s
ole the t h r ee SU6 CYOL c i i
the start of t his P r o
A A I S S keywords 3 "'I 'w ^ n
c
toke n "{", to th e en d we
ii y ii and the k e w o r ds
" 23
apo e nc the the ent ir s
onto our origiral s oe ci fi
c! e s c r i o e cl the o r o c e ss or





nto one program. Tc
3'an we preface the
\i G I N E inci a b
"
g i n
append an end tokon
E !M P " . Now we can
hardware description
cation and we have
so that AMISS can
led o r o c r am is as




F 0 R " A T 1 :
int temo, tern o 2; >
<2> - OPCODE,




< 1 > = z N C ,
< 1 > = ri R I T E ,
<1> = -'EiO,
<2> = ALUP,
< 1 > = A M L X 0 N T p L ,
< 1 > = M R C N T R L ,
<1> = M3RCNTRL,
<2> = SHCNTPl,
< 2 > = COM 3 ;
3 PARTS
< 1 c > = AC, U. R2, PC, AMASK, CONE, I', TTR,
ALATCH, ELATCH,
ALL'PO'-Tl, ALUPQPT2, ALU, M3R, MAR, AMUX,











IP ( SU3CYCLE J 1) {
S E L 3 C T 1 ( fl ; j S , a C N T ; L , a : A C , R 1 , r 2 , ? C , A M a s K , 0 0 N E , I R , T I R ) 5
SELECTK 3? US, OCNTRL, 3 : AC , R 1 , R 2 , PC , A M A S'< , C ON E , I P , T I R ) :
ALATCH = A e. U S ;
3LATC* =
bSUS*
Ic ( MARC NT PL EC 1) MmR 3 L A T C
u
;
IF ( AMUXCNTRL EC i ) a^UX
= N3R; ELSE AMUX = ALATCH:
ALUPORT1 = A MUX;
A L U ? 0 R T 2 = 3 L A T C H J
IF ( SUoCYCLE EQ 3) {
SWITCn (ALUF) {
CASE 0: ALJ - ALUPCPT1 + ALUPORT2; PREAKJ
CASE l: ALU = ALUc'ORTl A NO ALUPORT2! 3REAK 5
CASE 2: ALU = ALUPDPTl; 3REAK*
CASE 3 : A L






o; c?it = o;
TEMP2 = TEMP 0x8 000;
Is
( TEMP2 NE 0 ) NBIT = l;
TEMPO = TEMP & OxffffOOOOJ
Ir-
( TEMP2 NE 0 ) CBIT = 1 ;
TEMP2 = TEMP 3 OxffffJ
IF ( TEMPO 32 0) ZSIT = i;
IF ((ALUP0RT1 GT 0) 0 (ALUP0RT2 GT 0))
I~
( N6IT Nc 0 ) VBIT = IJ
IF ((A.UPCRT1 LT 0) 3 (ALUP0RT2 LT 0))
IF ( NBIT NE 1 ) V3IT = 1?
SHIFT'
i l u ;
SWITCH (SHCNTRL) i
CASE l: SHIFTER SL 1; -BREAK;
C^SE 2: SHIFTER SR i; 'BREAK?
DcFa,jlt: b^eak;
}
IF ( SUB CYCLE E2 3) <
u.eus
= Shifter;
IF (ENC ES 1) <
S E L c C T 2 ( C 3U S , C C N T A L , 8 : A C , R 1 , R 2 , P C , A M A S K , C 0 N 5 , 1 R , T I R ) ;
}
IF (MERCNTRL EQ 1) MBR = C3US;
IP ( R p A 0 ) M 3 R = ME A 0 M A R 1 ;
IF (WRITE) A E M C M A R 1 = M B fi )
SWITCH ( CONO ) i
CASE 0: MPC = MC t i; BREAK;
CASE 1 : IF C M 3 I T E Q 1 ) APC = A 0 D R F ;
ELSE MPC = MPC t 1 ; BREAK;
CASE 2: IF ( Z8IT EO 1) MPC = A DORP!
ELSE A <>C = A?C + 1 ; speak;
CASE .3 : MPC = AC 0 R F 3 R fc A K J
i NO
- 32
,u f e u. c ommen t s ret a r d i r g ei e s i g
r- m a y be
nel p f .J I. 'A e di SCUSS.i cl the a r o c e el ur e for
spa cif y in g tne c 0 ntrol word * o r m a t in the
CcS e t h a t we ha cl more than o n a form at . Let
u s s ay tn at we ha v e a process or that uses two
format s: one f or ooeni n c get r* S , and one ui s e cl
for b r a n c hing . T nis would be ^ n c o d e el in the
OPC 3 .. ti s 1 :' .
"
n our r e g, i s t e r tT.prf er co tie,
we wou Id want t 0 first do s test of the







ode mi ght lo ok
like.'
F (OPCODE 3Q 3) -C
IP (SUE CYCLE EQ 1) i





CYCLE EQ 1) -C
}
I = C S U E C Y C L = E -i 2 ) C
In such a case, it is suggested that both
to gram segments test the
same numioar of
SUB-
CYCLES, even if nothing occurs during
a
SUB-
CYCLE. We could write an empty SU 3 CYCLE
by:
IP (SUECYCLE EC 1) (
>
or
IP (SUBCrCLS EC 1)
Although AMISS won't
balk if this is not
clone, it will cause
the debugger interface to
be inconsistent, AMISS
dees reouire that the
last SU3CYLE loe explicitly
test?:! for in each
program segment.
'UMNINC- T 3 G '" A M
The AMISS program that oar: the jser
program is called R R U N .
we wrote above exists in
? L E , w :-> can s u b m i + it to
SRRUN EXAMPLE.
If the o r o g r a. m that














c o r r e s
memory
This i















































































































































































CPU with no oDtions will run CPU. In this
case, the only cutout tnat appears is an
indication of how many microinstructions mere
executed before the processor was halted by a
halt statement. The two options en=:
;CDU -h and *CPU -cl
per eacn microinstruction, the
- h option
gives out out
consistiro of the mnemonic form
of the microinstruction, a
header with the
fields of the control format
and the v?,lu of
eecr. field, and a count of the
number of the
microinstruction t^at have been executed.










report the 1 1 n
in uhich the error occu
EXAMPLE would have to
m i 1 1 s d to RRUN.
a syntax error,
number of EXAMPLE
-red. In this case,
5e modified and
resub-
T H E M I C < C A S S 3 A c, L 3 R
- 34 -
This section discusses the use of ML,
part of the AMISS nackage that assists
design?" in writing a microassembler.
will use tne processor described above
write a microassembler in a high level re
t e r transfer language based on that dosci*
by T a n n e n b a u m C 6 0 . We will a 1 s c writ
microprogram to interpret a few instruct
based on Tannen baum's instruction set fo













First, let us discuss a few details con
cerning how MPL works. MPL provides an
interface to a UNIX utility program called
Y C C 012 0. Y A C C is a, very useful pro o ram
tnat can be used to write
Ian"
u a g e recogniz
ers anei to execute C language statements when
elements of ths ianouage er e recognized. In
order to write the language recognizer, YACC
requires that the user provide, among other
details, the grammer of his language and its
actions ( tne C statements). M p L attempts tc
assist t
p
e designer in croviclino these, and
to save the him the trcuole of having to pro
vide most of the other details that YACC
requires. E e cause MPL interfaces with YACC,
the rules for us inn MPL reflect those of
YACC. YACC requires that the 1 a n c u g a be
described oy first declaring keywords called
tokens. Next, a list
of rules that define
tn? order in which the tokens may be combined
into sentences of the language are provided.
pin ally, actions to be carried cut upon
reco-
g i n l z i n g a sentence
srs soecified as 0
language statements. MPL orovides a built in
list of tokens and appends to tHem the names
0f tre microarchitecture elements listed
under the PARTS section of the hardware
description. The tokens available for
developing the language Br e
:
IF TrtEN SOTO A I EQ
LSril'T RSHl^T
SAND INV RO WR z R




cter tokens that may be
included in






0 12 3 4
5^785
Whenever one cf these single character tokans
a re used in a cram n a <- rule, it tus*. o e a j r -




I . E Q " 1 ' ' ) "
The input to MPL that must be provide ,oy the
designer is a list of tne rules that describe
the accepts ole sentences of the high level
register transfer language and a specifica
tion of how the fields of a control word are
to b e set when a s a n t e n c e is recognizee!.
-irst let us detail our macro instruc
tion set. We will wcrk with three instruc
tions among those described ioy Tannenbaum,
STOD, A00, LOCO, and add an additional one,
HALT. (CIGURE 3.1)
Binary j M n e m z ni c Instruction I A e a n i n ci
OOOlxxxxxxxxxxxx ! ? T 0 0 store direct | me^CxO := ac
OOlOxxxxxxxxxxxx I A 0 0 3 add direct 1 ac^ac + ^emCxO
0111 xxxxxxxxxxxx I LOCO load constant! ac : = x
11110 0000 0 000000 | HALT halt proc es scr 1
FIGURE 3.1 Instructions adaotecl from Tannenbaum 012 3
The first four oits are tre o ,o c o cl
r>
.
xx. ..xx in the Binary column
corresponds to x in the Meaning column.
Although this instruction sc-t is small, it
will serve for
+ n ; purpose of example. Also,
one
o'
the dvantag^s of M=L is that new
can be add easily-
Every useful




MPL requires that the
first part of its
input be a description of
the crammar that the de si
oner wishes to use
for "branching This descriotion must be
listed after the MPL
keyworc: MMTrST. In our
language, we will arrange
tne following key
words among those
available in MPL :
GOT!
Three other keywords must be used m tne
branch description, L A 3 E L 0 P E R A N 0 , M M A 0 0 R E S S ,
and OPCODE. LAB SLOPE RAND can be thought of
as a pseudonym for any label in a micropro
gram. Thus, if a statement in a program were
"GOTO p E T C H " , MPL would accept "FETCH" to
mean LA3 ELOPE RAND .
Mi'
0ORE3S is US i
action: is used by MPL to stand f <
in
an
address i r control memory.
that we- used a field n a m e d
trol word format to hole!
; u will remember
I 0 R F in our con-
t h e address of a
word in control memory. Thus in our actions,
we might set "ADDRF = MV A 0 OR ES S 5 " . Finally,
remember that ev ?r y control word format must
have as its first field ore that is two bits
wicic named OPCODE. It follows from this tnat
every microinstruction must have the OPCODE




off by setting OPCODE. MPL also requires
that the definition for describing the
branching grammar foilcw a particular
syntax.
The formal definition of this syntax is in











instruction grammar RULE I
"... define test
instructior grammar RULE 2
| "... define test
instruction grammar
{ OPCODE 'a number";
"some
field" = MMADDRESS?
"sot some other fields";)
,
" { 3 P C 0 0 E = "a number";
"some
field" = MMADDRESS;
"set some other fields"*}
< OPCODE 'a number";
"some
field" = MMADDRESS;









definition is ended by a ",".
(Tnese are YACC
syntax r ecuir ements. ) Think
of -he entire soacif
ice tion as beina a list
ing of three
alternatives to defining a sen
tence named M M TEST.
i?
-
* a will u s = N (a Keyword)
x
o correspond
to thi same cart we called NBIT in cur pro
cessor, and Z to correspond to ZBIT. The
branch portion of our high level microoro-







IF N C-OTO LAS ELOPER AND
IF Z SOTO LABELO.P^RANO
GOTO LA3EL0PERAM0
{OPCODE = 0 ;













Note in the actions part a.oove that the set
ting of the control field CONO corresponds to
tne way
tha*
we d e c i cl e ci t c teat for tne next






a r c n
assi
has










































































































file. 0 0 n -








out IR on the A BUS
send ALUPQPT1 thru ALU
enable CPUS
load *C from 0QUS
all
other control fields are set to
all roossible
In order to recognize
n me
assignment
statements possible with 1
recis-
ters would r9ouire 64
statements of the form:
-ga
it = 11 IR copcooe = o;
ACNTPL = 6;
ALUF = 2J
E N c = 1 ;
CCNTRL = 0;
}
Note that setting AC to the other 7 registers
would reauire rules that differed only in one
value in their actions, tne encoding of the
ACNTRL. To avoid having to do this, vi L will
accept a "DEFINE SEMANTICS" statement that
takes a short description and turns it into a
number 0* rules. This statement accepts a
listing of field names and constants to which
the fields are to be set in each rule. N * x t ,
it interprets a specification of now to set
the single value that differs among all the
actions. Thus, to specify settinc AC to the
value of any of the other 7 registers in our
processor u woulci write:
DEFINE SEMANTICS -C




F = 2, ENC
N 3 , 1 R , T I R )
CCNTRL = 0;
This is rewritten by MPL as 3 rules differ ing
only in the vol u? 4o which
ACNTP L is to be
sat w hen t ne rule is recognize cl. T he "3
" in
t h a S3LE C T part causes 3 s tatements to be
a cl cl e ci to tne 1 a n 5 u age and sets the ACNTPL to
0 f cr the first on i , to 1 for tne s econd one,
to 2 for the third one, an d s 0 on It is
e s s e n tial t h a t t h a
number mate h the num b e r of
parts lis t e ci a, n cl t h a. t the part s are listed in
thi 0 h ci e r that w i 11 me tch tne way
iu e wish to
e v a 1 u a t e ACNTRL (f rom ACNTRL
= 0 to ACMTRL =
7). The 3 s t a t e mgnts
era: AC = AC , AC = Rli
XC - -2, AC
= PC, MC
= AMASK , AC = CONE, A C =
I R *
re sul
and AC = TIP Thus, the foil 0wing will
t fr on the above 0 3 F I
A 3 S E M A N T I C S sta
te-
m e n t :
AC
" = " AC







u -i) g 1 { 0 P C 0 3 E
A L U p = 2 ;
- 99 -
ENC - i ;
CCNT PL = o ;
ACN-r RL = i;
TI. < OPC = n
ACNTRL 7;
Our high level language specification will
nave
corre soon cl ing
register file.
DEFINE SEMANTICS statements
to tne 3 registers in the
Now we must explicitly define all of the
rest of the sta tern ante that ers part of the
language as well s s their associated actions.
The words from which sentences of our
language may be made include the n a rr e s of any
of the parts that were specified as elements
of the microarchitecture and the keywords
p r o v l ci e d by 'L. MPL Keywords are:
IP THEN N Z 01
LSHIPT P.SHIFT
3R AMD OR EOR
TFST -"IT
INV R 0 W R
bOR
because our processor is based on one
described by Tannenbaum C63, in the remainder
of this example we will develop o a r t of the
language that he grovide-. Tne following
statements will b" added to our 1 a n a u a q e :
ALU = TIP, MAR - PC, PC
= PC + 1,
IF: = MRP, TIP = L S rt I
- T ( I R + I R ) .
TIR = LS^IPT(TIR), TIP
= PSy I FT ( TI R ) ,
T I R = B A N 0 ( I P , A M A S K ) ,
MAP = IR, M3R = AC, AC
= ME? + AC,
P 0 , w R
the
the
= i o u r s 3.2 is a table that indicates how
































T C T I R )
I p T ( T I R )
IFT(IR+IR)





















1 3 L, 3ia A n I
1 M i CIC o u l
1 r
N N| M D Cl







1 1 7 17
1 1 7 6|6
I 1 7 6 | A
6 1
10
I 1 W 10
!
!
FIG UPS 3.2 Setting of control fields
the examcle processor. All fields












































































































































































N o w w e will list
the i n t i r e A p L descrip
tion:
DEFINE TcST I
MMTEST: IF N GOTO
LAHELOPERANC "PC0DE
* 0?
A 0 J R r = M M A D l R r S i i
C 0 M C = 1 ;
}




A00RF = y,M address;
0 Q N D = 2 ;
- 101 -
. 0 T C L A 3 S L U P E R A N 0 ( OPCODE = o;
A00 PP = MM ADD5 ESS?
CONO = 3 ;
}
DEFINE SEMANTICS (
CONSTANTS: OPCODE = G, ALLF = 2,
ENC = 1, CCNTRL = 0;
SELECTCAC, ACNTRL, S:
AC, R 1 , P 2 , PC, A M A S < , CONE, I R , TIP)
>
0 E F I '.J E SEMANTICS (
CONSTANTS: OPCODE = 0, ALUF = 2,
-NC = 1, CCNTRL
-
l;
S E L E C T ( p 1 , iCNT: i- ,
AC, PI, R2, PC, AMASK, CONE, IR, TIR)
OEFINE SEMANTICS (
CONSTANTS: OPCODE = 0, A L U
- = 3,
ENC = 1, CCNTRL = 2;
SELECTCR2, ACNTPL, ' I
AC, PI, RZ, C, AMASK, CONE, IP, TIR)
}
DEPINE SEMANTICS (
CONSTANTS: OPCODE = 0 , ALUF = 2 ,
ENC = 1 , C C N T P L = 3 ;
SFLECTCPC, ACNTRL, 3:
AC, Rl, R2, PC, a.MAS<, C3NE, IR, TIP)
}
DEFINE SEMANTICS <
CONSTANTS: CPCCDE = 0,
JiLUP = 2,
ENC = 1, CCNT*L
= A;
S p L F r T ( A M A S K , ACNTPL, S
:





= 0, ALUF = 2,




AC, Rl, ?2, ?C A^SK,
CONE, IR, -IP)
DEPINE SEMANTICS (
CONSTANTS: OPCODE = 0,
ALUC = 2,
ENC = 1, CCNTRL
= \
02
S E L E C T ( I R , ACNTRL, 8 :
AC, R 1 , R I , PC, AMASK, CONE, I R , TIP)
DEFINE S c M ANTICS (
CONSTANTS: j P C G 0 E = 0 , ALUF = 2 ,
ENC = 1, CCNTRL = 75
SE..3CTCTIR, ACNTRL, S:
AC, R 1 , R 2 , ?Z, A w A S K , CON'-, I R , T I p )
LU ' = TIP
MAR " = " PC
M A R
" = " T 1
-




(OPC 3 0 E = o ;
BCNT'L = 3!
"A A R C N T R L = 1 ;
>
(OPCODE = o ;
3 C N T R L = 7 5




"+" "1" (OPCODE =o;
ac.jtrl = 3;
ECNTPL = 5 5
ALUF = o ;
f n 3 = i ;
CCNTPL = 3;
}
(CPC3 23 = 3?
A.MUXCNTPL = i;
ALUF = 2 5










M 3 R C N T P L
= 1 5
}
flr = .. AAR +
" AC OPCArt
= 0 1
? C N T R L = 0 ;
AMUXCNTRL
= i!


















TIR = R S h I F T " ( " T I P " ) "









ACNTRL = 3 ;




C C N T R L = 7 I
}
1 1 R " = " ;5 A 0 " ( " I R " , A to 2 S 3
" ) "
(OPCOOE = 0;




CCNTRL = 7 5
}
RO (OPCODE = 0;
REiC = 1 ;
}
WR (OPCOOE - 3;
WRITE = 1 ;
>
New that r have a a oscifi cation of our
language, w a car submit it to the MPL p r 0 a r a m
MPLRUN -uniona c
*
u a 1 1 y writes tne microassem
bler. MPLRUN requires one other file, the
original hardware descriotion. In our exam
ple, u.e named
it EXAMPLE. If our grammar
rules were in a file named LANGUAGE, to build
the microassembler we would type:
.tMPLPUN LANGUAGE EXAMPLE
MPLRUN would carse the LANGUAGE file and, if
it was ace acted, would write a number of sys
tem f i 1 s These files are automatically
mad? intc an executable microassembler named
M I C 0 A 3
'''
- The files er& then moved into a




user to remove them. *> I 3 R C A s M itself is a
YACC b a s e d parser t '" a * a c c n o t s a microprogram
written in our language.
Let us new write a microprogram to
interpret our small instructions set. (FIGURE
3.1 is duplicated below.)
3 i n a r y | M n e m o n i c i Instruction Musnino
OOOlxxxxxxxxxxxx 1 S T 0 0 I store direct m e m C x 3 : = a c
OOlOxxxxxxxxxxxx 1 AOOO I add direct ac:=ac+memCxl
Olllxxxxxxxxxxxx 1 LOCO j load constant ec : = x
1111000000000 00 3 1 HALT I h a 1 1 processor
FIGURE 3.1 Instructions adapted from Tannenbaum 0123.
The first four bits are tne ooccde.
xx. ..xx in the Binary column corresponds to
x in the Meaning column.
Our strategy will
oc- to fetch a macro
instruction, decode the
opcode by shifting
and testing th? N3IT in our processor,
branch
t0 a routine to
oerform th9 register
transfers to execute the instruction,
and
then fetch tne next
macro instruction. We











microprogram must io e : i n with the
word
"STAPT:" and and with the word
"END:", and ooth
rust be on lines with
n o t n i n c else.
3. b label must
start with a letter and
end w 1 1 n a
" : "
4. a line
iith a label on it mUst have
the label as the
first non-blank thing
on the line.
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3 . A s i r, o l ,; microinstruction must be
able
*
o be written on one line and is
ended p y a
"
; " .
7. If more than one statement makss uo
a einels microinstruction, th; indivi
dual statements are separated by ",".
3 . Comments are enclosed between " 3 "
and comments cannot j x t e n cl beyond one
line.
3. Blank lines and lines r3Ving only
comments ARE accented.
here is a microprogram to interpret the
h instructions:
START:
fetch: mar = pc, rc;
pc = pc + i;
IR = M3R, IF N GOTO r.ALT; 3 if
TIR = LSHIFTCIR + I - ) , IF N G
TIR = TIR, I
= N GOTO A 0 0 D ; 3
f a t c n an instruction 3
than 1111 2
0 a 01110 T
n
L 0 C 0
a 0 310 3
AD;
TIR = 3AN0(IR,AMASK);
M E R = AC, w p ;
goto fetch;
TIR = B A N 0 ( I R , A M A S .< ) ;
MAR = TIR, RO!
AC = MBR t AC, GST 3
'
a 0 0C1 is a ST "20 3
3 m a 3 .< out o p coc's 3
D set mar to a d cl r w
value in m b r I w
-
3
0 a 0010 is a a D 0 0 3
.3 mask out opcode S r cl ?
ETCh;
LOCO: TI-; = B - N 0 ( I R , A M A S K ) ; 3 mask off
opcode- I,
AC = TIR, 0- 0 TO FETCHTw store in AC 3
halt:
end:
GOTO E N 0 ;
If this program existed in
a file named




If no syntax errors were detected, three
files would result a s m 1 i s t , c m s m o r y ,
irstrfile. aamlist is tn? lis tine file
i:
containing tha control mamorv .ore! tnat was
assembled from each microinstruction, the
microinstruction itself, aid a symbol t--ble
of adar93s?. Tne othar two files ar us-cl
by tne simulator rcj.
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1
Tne 1 i a t i n.
(comments ave
file tor our micro or eg ram is
been deleted here because of
space limitations)









































0 3 0 10 0 0 0 0 0 7
0 0 10 0 2 0 10 0 0





p'oh: mar = c, rd;
pc = pc + i;
IP = AZR, Ip N GOTO END:
TIR = LSHIPT(IR + IR),
I= N GCTO LOCC
TIR = TIR, IF N GOTO ADCO:
TIP = 8 a N D C I R , A M A S K ) 5
M A R = tip;
M3R = AC, A?;
GOTO =ETCHJ
3 0 0 0 0 0 1 0 0 1 7 p 6 0 0 A D 0 D : TIR = 3 A N 0 ( I R , A M A S K ) 5
10 0 0 0 1 0 0 1 0 0 0 7 0 0 0 ,MP = TIRi rd:
U Li 0 3 3
3 0 10 0 17^6 0 0 LOCO:
002 0 0133700 ^














ENC 0 D C 1 5
,C
= M3R + AC, SOTO :etch;
TIP = 8ANDCIR, AMASK)!
= TIR, GOTO FETCH;
ooto enp;
cl t c aclc, to our m a c r o i n s t r u c
+ 1 o n
* h a t a o u 1 ei be r e a u i r e cl would be to
it the -i o cl i f i e cl microorooram to A I C R 0 A S M .
necessary to add statements to the
microassembler, we w c u 1 el have to mo cl-i
f y the













C P u 3-3 U G : E P COMMA N D S
This section contains a ^ynoosis of tne commands





Audit control writing cf tne transcript of the de
bugger session to the file R R . a u cl i t . Audit can be
set on or off at any time.
A A M i cl i s c 1 a, y , cl
SYNTAX
display [partnam; 1
display CpartnameO , OpartnameJ ..
display mem Cinteoer]
display mem Cintecerj-CintecerO






display men f b 4
d i s o 1 a y mem D 4 2 0 0
display mem fa0-fb4
display mem D4000-D4200
disc lay cmem 64
display cmem D100
display cmem a-f
-lis hi ay cmem D10-D15
DESCRIPTION
Display is valid in
both
shows t n e contents o f Dar
"
w h e r e number is in hexi
may be 1 i s t e cl
on one line
time. T o display a ,j
. o m q
t e g e r 1
"
wnere i n + s ge r
range of memory
addresses




dresses to be cl i s r 1 "' yeo .
or re r, g e of a cl cl
r e s ses ,
Cinteger 0
- C i n t ? g e rl.
an error is reported.
i
an error is reported
states 1 and 2.
t n a m e as
"
cart name
decimal. As many p
a r e displayed one 1
r y address use
"
m
is an address. Tc d
,
usp- cl C i r t e o e r J
n t a g&r is the rang
To display .-, c memory
use cmem C i n t e ci e r 0 ,
If cartname does no



































SYNTAX n- c o
"
-integer!
= r P ? e c s r
examples
T=et f b 4 = 6 4
msef fo4 = D10 0
.
* n 4 2 0 0 =
mset CmtegerO - LintecerO
DESCRIPTION
64
mset 34200 = 0100
msat faO - fb4
mset C4000 - 04020
Mset a il cws t h ? etti n - : i --
tne command " ms et C i ht ec e r
i n t e c e r is tne ad cl r e s e 3 ncl
value. I n t s c e r i. s he xi:: /}
t e ger 1 s c r e f a c sc1 by t re 1? t
the c om ~ a n el " ms .s + L in tec 3
teger s Tl a r k the 0 c ginn i n 3 ' n
secuti v e memory addrs s s e 3 t 0
prompt c o n t -i i n l
-
0 the 3 e! ei r c
uj n l c h + he new vs lue f or tn ^
If any c cl ci r e s s i s cut of ra n.
a. in memory addresses. In
3 = OintegerO", the first
tne second is its new
cimal by default. If in
ter D, it is decimal. In
rO
- C i n t e c e r 3 " , the i n -
c enei of a range of con
ioe set. In this case, a
ss is presented, after
t address is to o e input.
g e , an error is r e o c r
*
e d .
N A M E quit) q
SYNTAX quit
DESCRIPTION
Quit is valid in both state- 1 and 2 . In state 1,
quit leaves the execution of C U - In state 2, quit
causes the or':'f.;eor simulation to stop and returns
the debugger to state 1.
A A A E reset
SYNTAX reset
DESCRIpTI0N
Reset is valici in ooth states 1 -z-<A. 3. Reset sets





values, ie. the values at t^ee start cf tne simula
tion-
''
e m o r y and c m e m o r y are not reset.
110 -
NAME return
SYNTAX "hit return key"
DESCRIPTION
The return key is a vaii;





: h c " E N T E R 2 .





promot to be issued.
return Key has no affect in state
mm;nd in state ?. If the
bug state, the re
ef the simulation
trace-
In state 1 , after
key sauses a new
than this, theJ t h e r
1 .
























































































































Run causes the cl e -
ion of the oroccssor. Run
occssor until the proems-
n instruction that causes
il 100 0 0 cycles have boon
run tne number of cycles
e r i a decimal. ;f an i n -
cesser is executed before







e n c s on now the d e lo u ci g e r
c c m t. a n d .























t command is v a
part of tne ar
. Number is
is not reor
a r t n a m e contain
tname is no+ a
reported. If
more cf tne pa
ture, all of th
i n v a 1 i ci p a r t n a m
t e o on one 1 i n 3
1 id in loot h st e t* s 1 and 2 . A
c hi tec ture 1 s set to soma v a lue ,
in n e x i cl e cim al not a* ion. T f
.3 se nte D 1 e in ths n u m p e r of bit s
s , num oer is t run o a t e d to fit
0 a n t 0 f th 3 ~' r cm t .= c t u r a , an er
-
a 1 ist of part nam a s is given an cl
r tn a in a s is not a oart of the ar -
a V a 1 i d oa rts lis ted b e f o r e th
p a r C. set . As many parts 's may


















The trace command is valic
its affects er-i only seen
initiated after a run
of tne simulated
to:
l n b c t n states 1 and 2 .
1 1 1 e r a simulation has been
command. Tr.aC* 3ets the output
running of tne processor according
trace oft - o u t o u t ;
trace on
t a i n i n g tne ;
-
cutout consists cf ? h^adinc con-
o n t r o i field namss * n d v^li
current contents of the.
l a s for the
icroinst ruction reaist^r;
each part of tne architecture i
-
listed
tents in n a x i d e c l m a 1 ; a report of
CLE and tne n u m o e r of
with its con-
t n 9 current S U E C v -
cycles that have been executed
since the last processor reset command in PASS s
given; outout is one screen full followed by th*
prompt "mora"; carriaca return rortinuss output, any
other key causes oroc=ssor to halt
5 1 a t e 1 ;
arc'
return tc
trace ci ? o u g
-
o u t p u
+ is i c -. n 1 1 c a 1 to t r
-
c <= on
exceot user inou+ is required after outout is
presented; user is ,o romp ted for inpjt by "3NTER2:"
which recuirss trip inout of any valid state 3 com-
m a n ci .
trace header -
debug exceot *ne cont
are not disc lay ad.
u t o u t is identical to
n*s of the architecture










? hov i is v a 1 i ci in b o t n stat?- i 3 n d
UNIX visual editor to open the file memory, cmemory,
or a copy of the user hardware in rut file.
3 U G S : any changes made to memory or cmemory by v i
ar^ effected in tne s 1 m u 1 a t i o n 5 U T changes mad? by
the executing simulator do NOT affect the files
memory or cmemory. chances made to the wardu.are
file have no affect on the original file.
-Z Z- ,-, I C :-i
LN2.X online m^n vi.
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APPENDIX 5. SUGGESTIOiNS =OR USING AMISS.
S o m j s u g g e s t e cl steps in designing a
mi c r o a c r c h i t e c u r -s .
1 . Draw a box type diagram containing tne
name of the o a r t s of the microarchitecture
and the ous connections between the parts.
Save the diagram for future reference.
2 . Use p a r t n a m e s a n el control field names
that are more tnat one letter long. Use
names t s a t ere as small as oossible while
still ret ?ining some mnemonic meaning.
3 . Include only as .many parts and connec
tions as are useful in the simulation, i e .
if ycu can reasonably describe the fact that






t put a bus between t -K a m named
t h t requires :uo 3 = A38US;
tne other nancl, don't throw out everything.
4. Vertically encoded control formats are
easier and cleaner to describe than horizon
tal ones. Evan if a cent rol format is com
pletely horizontal,
it is probable t~-at con
trol points can be arranged in groups and
described using a field *ith one name instead
cf many ere
5 . Make u
option.
bit fields.
of the N C T I D N S variables
when
6. Use temporary variables, especially
I
e s tine for cletarmining
if a microprogram
oranch should be taken.
ist ing of the HDL na^dware
dy wnen
debugging. To look at
of this, see tne file
To look at it while in the
the command
"
v i h w
"
- (nut
inc this file will
NOT affect
ulaticn. If an error is found




it*., mj i + h or without the RRUN
- h
7 . Keep a 1
description nan
the C version
" R R n a r cl w a r e . c".






in the hardw are
lation , fix the
program tc P R
ootion . )
Don't f o ijroet to
ensure tnat the MPC is
affected somehow at the




control word ad infinitum.
- in
9 - Divide the register transfers into s u b c y
-
c 1 e s by
(SO 3 CYCLE E3 number) {
Otherwise the debugger interface won't work.
Suggestions for using MPL:
1 . 3 e very careful when describing now the
fislos cf a control word should be set (ie.
tha actions).
2. Use the "OEFINE SEMANTICS" statement for
every cart in tne register file. This will
add the statements that any part in the
register file can be set to any other part to
the micro-languag.
3. Don't forget to set OPCOOE as the first
thing dene in the actions.
4 . R e m e m b a r that any s i n g 1 e c h a r a c t e r in a
grammar rule including digits are surrounded
by quotation m a r < s .
Suggestions +or writing a microprogram:
1. The microprogram must start with keyword
START a n ci end with keyword F N 0 .
2 . Ensure that tne
last thing that is done
after a series of microinstructions have
decoded anc! executed a microinstruction is to
return control
to the fetch portion of the
microprogram.
3. Include some
kino of HALT instruction in
the macro instruction sat and when
it is
decoded by the microprogram, cause
tha pro
cessor to nalt using
a "SOTO END" statement.
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APPENDIX 6 AMISS U S E S GUIDE
This section contains a c u i cl p to ucing
AMISS.
1 . To submit T-r p D L program t c P R U >N :
%PRUN <filenams>
2. To resubmit an nOL program to RRUN that
differs from tne last submitted one only in
the register transfer section (ie. NOT the
specifications section):
3 R < U N - n < f i 1 e n a m e >
3. If tne files cmemory, memory, and optionally




U gives notice when T-roc^sor naif-
U -h gives heacer outout for each
microinstruction
3
- d enters tne simulation debugger





where file! is the language d e s c r i o t i o r and
f i 1 a 2 is an h o L h a r cl u a r e program that has
already passed a
syntax check oy RRUN.
5. To submit a microprogram to MICR0ASM- the
mic-0pSsembl.5r generated by *PLRUN:
'1 M i c R 0 a S M < f i 1 e 1 >
where filel is a
microprogram. The listing
cutout ia in the file named "asmlist", the
control memory is in the file named
"cmemory".
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oi : R p 0 R REPORTS
Errors r?por + ee! by AMISS are designed to
be self explanatory. Error reoorts for the
Hardware Section and the- ">'< 1 c r o p r o g r a m m i n g
Lanouage Section ere- discussed here.
) The Hardware Section.
If a syntax error is found in an HDL
program submitted to RRUN, tne lire number on
which tha error occurred and *ne character or
name that caused tne parser to stop is
reported. Parsing stores after tne firs* syn
tax error-
The debugger error statements e.r @ :
1 . " 3 A 0 C 0 M A n ,N 0
" indicates that the
command is net available.
2. " D A R T < n a m e > does not
exist11 indi
cates that t h @ part named in a set or
disci a y command is not a o a r t
of the
microarchitecture
3. "MEMORY <inte-.er> (0<integer>)
OUT OP RAN33
M A X I A U M A 0 0 R 3 S 3 =
<integer>"
indicates t-at in a display or mset com
mand, an
attempt was n a el e to access
either a memory or
control memory
address greater
than tne maximum speci
fied in tne WDL memory
specification.
l. "INVALID




c ii-.. -it VALID
HERE"
indicates that
iLhilP "in a simulation after an ENTER2:
prompt, an
attempt u-n5 made to nter a
run command
) . The
*/ i c r o a s s e rr b 1 e r
Section,
If r syntax
error is found in the
.A-NGJAGE
"description file input to MPLRUN,
th; line number and
the character or name
that caused the parser to stop
are reported.
Parsing stoos after the
first error.
- l:
The YACC orocr an that it produced by
^ D L R U N
is nanieo micoras^.y. This program is submit
ted to YACC, and YACC prssents a listing of
the attempt to compile it. The normal course
for t n i s listing ist
yacc microasm.y
conflicts: <integer> shift/reduce
c c - c y . t a io . c
n y . t a b . c
m v y t a b . c m i c n o a s m . o
Abnormalities may occur if tne file
microasm.y does rot meet YACC's expectations.
As far as AMISS is concerned, the most likely
abnormalities are:
1) An abnormal course listing may o a of
the f o r n :
f a t a 1 error
n o n terminal < n a m e > not defined
line number < n u m lo e r >
A - V :',::- ERROR c o cl e 1
This will occur if in the language
description file submitted to A
a L p U N , a
partname that does not axist (is. was
not named in the 2 DA?TS section of the
microarchitecture) is used to define a
.grammarrule. For example, no cart
named A C C is listed in the HDL program
but a g r ? m
t a r ruli!
| ire
" = '" RO (OPCOOE = o;
AC NT PL = II
}
is lis+ed.
It will also occur
if a w o r ei that is not









2) If a control










< i n t e g e r > : o p a c o d e undefined
re
,t.
3) If one ruls is defined more than
o n c :? , tne following will o e reported:
1 rule never reduced
conflicts:
< l n t e g e r > s h i f t / r e ci u c s
< i n t s c e r > r d d u c c / r ? d u c e
It is o r c b a b 1 a that if tne rules are
identical, t^o microassembler will still
work. It is best to rrr. ove the ambiguous
rule
12
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